Table of Contents
Advances in Power Electronics
Volume 2012 (2012), Article ID 327157, 12 pages
http://dx.doi.org/10.1155/2012/327157
Research Article

Carrier-Based Common Mode Voltage Control Techniques in Three-Level Diode-Clamped Inverter

1Electrical Engineering Department, SATI, Vidisha 464001, India
2Electrical Engineering Department, MANIT, Bhopal 462051, India
3Electrical Engineering Department, IIT, Uttaranchal, Roorkee 247667, India

Received 31 May 2012; Revised 27 July 2012; Accepted 29 July 2012

Academic Editor: Francesco Profumo

Copyright © 2012 Pradyumn Chaturvedi et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Pontt, J. Rodríguez, and R. Huerta, “Mitigation of noneliminated harmonics of SHEPWM three-level multipulse three-phase active front end converters with low switching frequency for meeting standard IEEE-519-92,” IEEE Transactions on Power Electronics, vol. 19, no. 6, pp. 1594–1600, 2004. View at Publisher · View at Google Scholar · View at Scopus
  2. D. A. Rendusara, E. Cengelci, P. N. Enjeti, V. R. Stefanovic, and J. W. Gray, “Analysis of common mode voltage-“Neutral shift” in medium voltage PWM adjustable speed drive (MV-ASD) systems,” IEEE Transactions on Power Electronics, vol. 15, no. 6, pp. 1124–1133, 2000. View at Google Scholar · View at Scopus
  3. J. Rodríguez, J. Pontt, P. Correa, P. Cortés, and C. Silva, “A new modulation method to reduce common-mode voltages in multilevel inverters,” IEEE Transactions on Industrial Electronics, vol. 51, no. 4, pp. 834–839, 2004. View at Publisher · View at Google Scholar · View at Scopus
  4. J. Rodríguez, J. Pontt, R. Huerta, and P. Newman, “24-pulse active front end rectifier with low switching frequency,” in Proceedings of the 35th IEEE Annual Power Electronics Specialists Conference (PESC '04), pp. 3517–3523, June 2004. View at Scopus
  5. B. P. Schmitt and R. Sommer, “Retrofit of fixed speed induction motors with medium voltage drive converters using NPC three-level inverter high-voltage IGBT based topology,” in Proceedings of the IEEE International Symposium on Industrial Electronics Proceedings (ISIE '01), pp. 746–751, June 2001. View at Scopus
  6. F. Wang, “Motor shaft voltages and bearing currents and their reduction in multilevel medium-voltage PWM voltage-source-inverter drive applications,” IEEE Transactions on Industry Applications, vol. 36, no. 5, pp. 1336–1341, 2000. View at Publisher · View at Google Scholar · View at Scopus
  7. A. Videt, P. Le Moigne, N. Idir, P. Baudesson, and X. Cimetière, “A new carrier-based PWM providing common-mode-current reduction and DC-bus balancing for three-level inverters,” IEEE Transactions on Industrial Electronics, vol. 54, no. 6, pp. 3001–3011, 2007. View at Publisher · View at Google Scholar · View at Scopus
  8. F. Wang, “Sine-triangle versus space-vector modulation for three-level PWM voltage-source inverters,” IEEE Transactions on Industry Applications, vol. 38, no. 2, pp. 500–506, 2002. View at Publisher · View at Google Scholar · View at Scopus
  9. A. K. Gupta and A. M. Khambadkone, “A space vector modulation scheme to reduce common mode voltage for cascaded multilevel inverters,” IEEE Transactions on Power Electronics, vol. 22, no. 5, pp. 1672–1681, 2007. View at Publisher · View at Google Scholar · View at Scopus
  10. R. S. Kanchan, P. N. Tekwani, and K. Gopakumar, “Three-level inverter scheme with common mode voltage elimination and dc link capacitor voltage balancing for an open-end winding induction motor drive,” IEEE Transactions on Power Electronics, vol. 21, no. 6, pp. 1676–1683, 2006. View at Publisher · View at Google Scholar · View at Scopus
  11. P. C. Loh, D. G. Holmes, Y. Fukuta, and T. A. Lipo, “A reduced common mode hysteresis current regulation strategy for multilevel inverters,” IEEE Transactions on Power Electronics, vol. 19, no. 1, pp. 192–200, 2004. View at Publisher · View at Google Scholar · View at Scopus
  12. S. Wei, N. Zargari, B. Wu, and S. Rizzo, “Comparison and mitigation of common mode voltage in power converter topologies,” in Proceedings of the 39th IEEE Industry Applications Conference (IAS '04), pp. 1852–1857, October 2004. View at Scopus
  13. H. Akagi and T. Hatada, “Voltage balancing control for a three-level diode-clamped converter in a medium-voltage transformerless hybrid active filter,” IEEE Transactions on Power Electronics, vol. 24, no. 3, pp. 571–579, 2009. View at Publisher · View at Google Scholar · View at Scopus
  14. B. P. Mcgrath and D. G. Holmes, “A comparison of multicarrier PWM strategies for cascaded and neutral point clamped multilevel inverters,” in Proceedings of the IEEE Power Electronics Specialists Conference (PESC '00), vol. 2, pp. 647–679, November 2000.
  15. B. P. McGrath and D. G. Holmes, “Multicarrier PWM strategies for multilevel inverters,” IEEE Transactions on Industrial Electronics, vol. 49, no. 4, pp. 858–867, 2002. View at Publisher · View at Google Scholar · View at Scopus
  16. B. P. McGrath, D. G. Holmes, and T. Lipo, “Optimized space vector switching sequences for multilevel inverters,” IEEE Transactions on Power Electronics, vol. 18, no. 6, pp. 1293–1301, 2003. View at Publisher · View at Google Scholar · View at Scopus
  17. P. K. Chaturvedi, S. Jain, and P. Agarwal, “A simple carrier based neutral point potential regulator for 3-level diode clamped inverter,” International Journal of Power Electronics, vol. 3, no. 1, pp. 1–25, 2011. View at Google Scholar
  18. P. K. Chaturvedi, S. Jain, and P. Agarwal, “Reduced switching loss pulse width modulation technique for three-level diode clamped inverter,” IET Power Electronics, vol. 4, no. 4, pp. 393–399, 2011. View at Publisher · View at Google Scholar · View at Scopus
  19. M. E. Adabi and A. Vahedi, “Common mode voltage reduction with a modified hysteresis current control strategy,” in Proceedings of the 2nd Power Electronics, Drive Systems and Technologies Conference (PEDSTC '11), pp. 415–420, February 2011. View at Publisher · View at Google Scholar · View at Scopus
  20. Z. Zhao, Y. Zhong, H. Gao, L. Yuan, and T. Lu, “Hybrid selective harmonic elimination PWM for common mode voltage reduction in three-level neutral point clamped inverters for variable speed induction drives,” IEEE Transactions on Power Electronics, vol. 27, no. 3, pp. 1152–1158, 2012. View at Google Scholar
  21. P. C. Loh, D. G. Holmes, Y. Fukuta, and T. A. Lipo, “Reduced common-mode modulation strategies for cascaded multilevel inverters,” IEEE Transactions on Industry Applications, vol. 39, no. 5, pp. 1386–1395, 2003. View at Publisher · View at Google Scholar · View at Scopus