Figure 1: Schematic diagram of the overall circuit. The enclosed schematic is the integrated novel CMOS limiter circuit on a chip.