Table of Contents
Advances in Power Electronics
Volume 2016 (2016), Article ID 7176981, 15 pages
http://dx.doi.org/10.1155/2016/7176981
Research Article

Optimal Method for Catastrophic Faults Diagnosis in RC Ladder Network

Electronics and Communication Engineering, Jaypee University of Information Technology, Waknaghat, P.O. Waknaghat, Teh Kandaghat, District Solan, Himachal Pradesh 173234, India

Received 16 March 2016; Revised 22 May 2016; Accepted 29 May 2016

Academic Editor: Antonio J. Marques Cardoso

Copyright © 2016 Abhilasha Rani Goel and Mohd Wajid. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. B. Shashank, M. Wajid, and S. Mandavalli, “Fault detection in resistive ladder network with minimal measurements,” Microelectronics Reliability, vol. 52, no. 8, pp. 1586–1592, 2012. View at Publisher · View at Google Scholar · View at Scopus
  2. G. Prabhavathi and V. Ramachandran, “High-Q resistance-capacitance ladder phase-shift networks,” IEEE Transactions on Circuit Theory, vol. 14, no. 2, pp. 148–153, 1967. View at Publisher · View at Google Scholar · View at Scopus
  3. R. A. Stein and A. I. Salama, “Resistance and capacitance minimization in low-pass RC ladder networks,” IEEE Transactions on Circuits and Systems, vol. CAS-22, pp. 27–32, 1975. View at Google Scholar · View at MathSciNet
  4. K. Huang, H.-G. Stratigopoulos, and S. Mir, “Fault diagnosis of analog circuits based on machine learning,” in Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE ’10), pp. 1761–1766, IEEE, Dresden, Germany, March 2010. View at Scopus
  5. P. Kyzioł, D. Grzechca, and J. Rutkowski, “Multidimensional search space for catastrophic faults diagnosis in analog electronic circuits,” in Proceedings of the European Conference on Circuit Theory and Design (ECCTD ’09), pp. 555–558, IEEE, Antalya, Turkey, August 2009. View at Publisher · View at Google Scholar
  6. J. A. Starzyk, D. Liu, Z.-H. Liu, D. E. Nelson, and J. O. Rutkowski, “Entropy-based optimum test points selection for analog fault dictionary techniques,” IEEE Transactions on Instrumentation and Measurement, vol. 53, no. 3, pp. 754–761, 2004. View at Publisher · View at Google Scholar · View at Scopus
  7. K. Huang, H.-G. Stratigopoulos, S. Mir, C. Hora, Y. Xing, and B. Kruseman, “Diagnosis of local spot defects in analog circuits,” IEEE Transactions on Instrumentation and Measurement, vol. 61, no. 10, pp. 2701–2712, 2012. View at Publisher · View at Google Scholar · View at Scopus
  8. E. McShane, K. Shenai, L. Alkalai et al., “Novel design for testability of a mixed-signal VLSIC,” in Proceedings of the 9th Great Lakes Symposium on VLSI (GLSVLSI ’99), pp. 97–100, Ypsilanti, Mich, USA, March 1999. View at Scopus
  9. H. Tang and R. J. Mack, “Multiple fault location in linear circuits via multiple excitations,” in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 29–32, New Orleans, La, USA, May 1990. View at Publisher · View at Google Scholar