Table of Contents
Chinese Journal of Engineering
Volume 2013, Article ID 165945, 8 pages
http://dx.doi.org/10.1155/2013/165945
Research Article

FinFET Based Tunable Analog Circuit: Design and Analysis at Technology

1ITM University, Gwalior 474001, India
2ECE Department, ITM University, Gwalior 474001, India

Received 17 July 2013; Accepted 2 September 2013

Academic Editors: S. Simani, W. Yin, and M. Zingales

Copyright © 2013 Ravindra Singh Kushwah and Shyam Akashe. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. B. Yu, H. Wang, A. Joshi, Q. Xiang, E. Ibok, and M. Lin, “15 nm gate length planar CMOS transistor,” in Proceedings of the International Electron Devices Meeting. Technical Digest (IEDM '01), pp. 937–939, December 2001. View at Scopus
  2. H. S. P. Wong, “Beyond the conventional MOSFET,” in Proceeding of the 31st European Solid-State Device Research Conference, pp. 69–72, September 2001.
  3. K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, Y. Arimoto, and T. Itoh, “Analytical surface potential expression for thin-film double-gate SOI MOSFETs,” Solid-State Electronics, vol. 37, no. 2, pp. 327–332, 1994. View at Publisher · View at Google Scholar · View at Scopus
  4. Y. Tosaka, K. Suzuki, H. Horie, and T. Sugii, “Scaling-parameter-dependent model for subthreshold swing S in double-gate SOI MOSFET's,” IEEE Electron Device Letters, vol. 15, no. 11, pp. 466–468, 1994. View at Publisher · View at Google Scholar · View at Scopus
  5. K. Suzuki and T. Sugii, “Analytical models for n+-p+ double-gate SOI MOSFET's,” IEEE Transactions on Electron Devices, vol. 42, no. 11, pp. 1940–1948, 1995. View at Publisher · View at Google Scholar · View at Scopus
  6. P. Beckett, “Low-power spatial computing using dynamic threshold devices,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '05), pp. 2345–2348, May 2005. View at Publisher · View at Google Scholar · View at Scopus
  7. G. Pei and E. C. Kan, “Independently driven DG MOSFETs for mixed-signal circuits: part I—quasi-static and nonquasi-static channel coupling,” IEEE Transactions on Electron Devices, vol. 51, no. 12, pp. 2086–2093, 2004. View at Publisher · View at Google Scholar · View at Scopus
  8. M. V. R. Reddy, D. K. Sharma, M. B. Patil, and V. R. Rao, “Power-area evaluation of various double-gate RF mixer topologies,” IEEE Electron Device Letters, vol. 26, no. 9, pp. 664–666, 2005. View at Publisher · View at Google Scholar · View at Scopus
  9. L. Mathew, Y. Du, A. V. Thean et al., “CMOS vertical Multiple Independent Gate Field Effect Transistor (MIGFET),” in Proceedings of the 2004 IEEE International SOI Conference, pp. 187–189, October 2004. View at Scopus
  10. S. Varadharajan and S. Kaya, “Study of dual-gate SOI MOSFETs as RF mixers,” in Proceedings of the 2005 International Semiconductor Device Research Symposium, pp. 7–8, December 2005. View at Scopus
  11. C. H. Lin, P. Su, Y. Taur et al., “Circuit performance of double-gate SOI CMOS,” in Proceedings of the International Semiconductor Device Research Symposium (ISDRS '03), pp. 266–267, December 2003.
  12. M. Masahara, Y. Liu, K. Sakamoto et al., “Demonstration, analysis, and device design considerations for independent DG MOSFETs,” IEEE Transactions on Electron Devices, vol. 52, no. 9, pp. 2046–2053, 2005. View at Publisher · View at Google Scholar · View at Scopus
  13. T. Cakici, A. Bansal, and K. Roy, “A low power four transistor Schmitt Trigger for asymmetric double gate fully depleted SOI devices,” in Proceedings of the 2003 IEEE International SOI Conference, pp. 21–22, October 2003. View at Scopus
  14. A. Kumar, B. A. Minch, and S. Tiwari, “Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs,” in Proceedings of the 2004 IEEE International SOI Conference, pp. 119–121, October 2004. View at Scopus
  15. S. Szczepanski, S. Koziel, and E. Sánchez-Sinencio, “Linearized CMOS OTA using active-error feedforward technique,” in Proceedings of the 2004 IEEE International Symposium on Cirquits and Systems, pp. I549–I552, May 2004. View at Scopus