Analysis of Leakage Reduction Techniques in Independent-Gate DG FinFET SRAM Cell

Figure 9

Graphical representation of leakage current, leakage power, and power consumption in 6T SRAM cell design using conventional, shorted-gate, and independent-gate modes.