Conference Paper

Microcontroller Based Less Switches Topology and Digital Gating Technique for Single-Phase Five-Level Inverter

Figure 5

Principle of gating signals generation for the inverter switches (FMR = 18, MI = 0.7).
820879.fig.005