Journals
Publish with us
Publishing partnerships
About us
Blog
IET Information Security
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
IET Information Security
/
2024
/
Article
/
Fig 4
/
Research Article
DHRCA: A Design of Security Architecture Based on Dynamic Heterogeneous Redundant for System on Wafer
Figure 4
Example of a function—tampering HT attack on SoW: HT not activated (a); HT activated (b).
(a)
(b)