DHRCA: A Design of Security Architecture Based on Dynamic Heterogeneous Redundant for System on Wafer

Figure 6

Chiplet HT attack GSCPN submodel (a) and equivalent GSPN model (b).

(a)

(b)