DHRCA: A Design of Security Architecture Based on Dynamic Heterogeneous Redundant for System on Wafer

Figure 7

Dynamic scheduling submodel (a) and task duration submodel (b).

(a)

(b)