Performance and Implementation Evaluation of TR PAPR Reduction Methods for DVB-T2

Figure 13

FPGA implementation of the PAPR reduction block in the DTTv2 modulator.