Design and Realization of GaAs Digital Circuit for Mixed Signal MMIC Implementation in AESA Applications

Figure 6

Enhancement-based FET logic: (a) DCFL; (b) BDCFL; (c) SCFL; (d) FFL; (e) PCFL.

(a)

(b)

(c)

(d)

(e)