Figure 7: FPGA implementation of the proposed solution.