Table of Contents
International Journal of Plasma Science and Engineering
Volume 2008 (2008), Article ID 154035, 5 pages
http://dx.doi.org/10.1155/2008/154035
Research Article

Etch Defect Characterization and Reduction in Hard-Mask-Based Al Interconnect Etching

Advanced Module Process Development Division, Technology Development Center, Macronix International Company, Ltd., (MD420) No.16, Li-Hsin Road, Science-Based Industrial Park, Hsinchu 300, Taiwan

Received 23 June 2008; Accepted 26 August 2008

Academic Editor: Jong-Shinn Wu

Copyright © 2008 Hong-Ji Lee et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Yamamoto, T. Hsieh, T. Kondoh et al., “A highly reliable aluminum interconnect etching process control for 0.13 μm flash technology,” in Proceedings of IEEE International Symposium on Semiconductor Manufacturing (ISSM '03), pp. 207–210, San Jose, Calif, USA, September-October 2003.
  2. M. Ronay, “Development of aluminum chemical mechanical planarization,” Journal of the Electrochemical Society, vol. 148, no. 9, pp. G494–G499, 2001. View at Publisher · View at Google Scholar
  3. S. Louwers, “Use of W damascene as true metal1 in a 130 nm flash technology,” in Proceedings of the 1st International Conference on Memory Technology and Design (ICMTD '05), pp. 203–206, Giens, France, May 2005.
  4. C. T. Gabriel, R. Y. Kim, and D. C. Baker, “Integration of metal masking and etching for deep submicron patterning,” Journal of Vacuum Science & Technology A, vol. 18, no. 4, pp. 1420–1424, 2000. View at Publisher · View at Google Scholar
  5. G. Stojakovic and X. J. Ning, “Reactive ion etch of 150 nm Al lines for interconnections in dynamic random access memory,” Journal of Vacuum Science & Technology A, vol. 18, no. 4, pp. 1425–1430, 2000. View at Publisher · View at Google Scholar
  6. P. Gillespie, I. Berry, and P. Sakthivel, “Wafer temperature control—a critical parameter for dry photoresist and residue removal,” in Proceedings of the International Semiconductor Conference, Sinaia, Romania, October 1999.
  7. J. Song, J.-S. Kim, H. Seo, Y. Kim, and H. Jeon, “Removal of the metallorganic polymer residues formed at via holes,” Journal of the Electrochemical Society, vol. 151, no. 5, pp. G323–G327, 2004. View at Publisher · View at Google Scholar
  8. W. K. Au, J. Sappidi, D. Parks et al., “Integration for reduction of sub-half-micron center yield fallout,” in Proceedings of IEEE/SEMI Advanced Semiconductor Manufacturing Conference (ASMC '99), pp. 18–20, Boston, Mass, USA, September 1999. View at Publisher · View at Google Scholar