Table of Contents
ISRN Electronics
Volume 2012, Article ID 148492, 5 pages
http://dx.doi.org/10.5402/2012/148492
Research Article

Fully Programmable Gaussian Function Generator Using Floating Gate MOS Transistor

Electronics and Communication Engineering Department, NSIT, New Delhi 110078, India

Received 29 September 2012; Accepted 23 October 2012

Academic Editors: J.-M. Kwon and A. L. P. Rotondaro

Copyright © 2012 Richa Srivastava et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. M. Sze, VLSI Technolog, TMH publication, 2nd edition, 2003.
  2. R. P. Lippmann, “Pattern classification using neural networks,” IEEE Communications Magazine, vol. 27, no. 11, pp. 47–50, 1989. View at Publisher · View at Google Scholar · View at Scopus
  3. C. Juttern and P. Common, “Neural Bayesian classifier,” in New Trends in Neura Computation, J. Mira, J. Cabestany, and A. Perito, Eds., vol. 686 of lecture notes in computer science, pp. 119–124, Springer, New York, NY, USA, 1993. View at Google Scholar
  4. J. Madrenas, M. Verleysen, P. Thissen, and J. L. Voz, “CMOS analog circuit for Gaussian functions,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 43, no. 1, pp. 70–74, 1996. View at Publisher · View at Google Scholar · View at Scopus
  5. R. Srivastava, U. Singh, and M. Gupta, “Analog circuits for gaussian function with improved performance,” in Proceedings of the World Congress on Information and Communication Technologies, pp. 934–938, 2011.
  6. C. Popa, “Low-voltage improved accuracy Gaussian function generator with fourth-order approximation,” Microelectronics Journal, vol. 43, pp. 515–520, 2012. View at Google Scholar
  7. E. Rodriguez-Villegas, Low Power and Low Voltage Circuit Design With the FGMOS Transistor, IET circuits, devices and systems series 20, The Institution of Engineering and Technology, London, UK, 2006.
  8. A. J. Lopez-Martin, J. Ramírez-Angulo, J. Gonzalez, R. G. Carvajal, and L. Acosta, “CMOS transconductors with continuous tuning using FGMOS balanced output current scaling,” IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1313–1323, 2008. View at Publisher · View at Google Scholar · View at Scopus
  9. R. Pandey and M. Gupta, “FGMOS based tunable grounded resistor,” Analog Integrated Circuits and Signal Processing, vol. 65, no. 3, pp. 437–443, 2010. View at Publisher · View at Google Scholar · View at Scopus
  10. P. Hasler and T. S. Lande, “Overview of floating-gate devices, circuits, and systems,” IEEE Transactions on Circuits and Systems II: Analog and Digital Processing, vol. 48, no. 1, pp. 1–3, 2001. View at Publisher · View at Google Scholar · View at Scopus
  11. L. Yin, S. H. K. Embabi, and E. Sanchez-Sinencio, “A floating-gate MOSFET D/A converter,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'97), vol. 1, pp. 409–412, June 1997. View at Scopus
  12. K. Kaewdang, K. Kumwachara, and W. Surakampontorn, “A realization of simple current-mode CMOS based true RMS-to-dc converter,” in Proceedings of the IEEE Asia-Pacific Conference on Circuits and Systems, vol. 2, pp. 733–736, December 2004. View at Scopus