International Scholarly Research Notices

Research Article

A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 7

Hits combination block.
195658.fig.007