International Scholarly Research Notices

Research Article

MOS Current Mode Logic with Capacitive Coupling

Figure 5

Voltages at different nodes of the proposed MCML inverter.
473257.fig.005