Table of Contents
ISRN Electronics
Volume 2012 (2012), Article ID 538597, 10 pages
http://dx.doi.org/10.5402/2012/538597
Review Article

Sigma-Delta Modulation Based Digital Filter Design Techniques in FPGA

School of Electrical and Computer Engineering, RMIT University, Melbourne, VIC 3001, Australia

Received 15 August 2012; Accepted 8 October 2012

Academic Editors: T. Laopoulos and V. McGahay

Copyright © 2012 Tayab Memon et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. Ghanekar, S. Tantaratana, and L. E. Franks, “Design and architecture of multiplier-free FIR filters using periodically time-varying ternary coefficients,” IEEE Transactions on Circuits and Systems I, vol. 40, no. 5, pp. 364–370, 1993. View at Publisher · View at Google Scholar · View at Scopus
  2. D. A. Johns and D. M. Lewis, “Design and analysis of delta-sigma based IIR filters,” IEEE Transactions on Circuits and Systems II, vol. 40, no. 4, pp. 233–240, 1993. View at Publisher · View at Google Scholar · View at Scopus
  3. S. Kershaw et al., “Realisation and implementation of a sigma-delta bitstream FIR filter,” IEE Proceedings—Circuits, Devices and Systems, vol. 143, pp. 267–273, 1996. View at Google Scholar
  4. C. Dick and F. Harris, “High-performance FPGA filters using sigma-delta modulation encoding,” in Proceedings of the IEEE International Confernece on Acoustics, Speech, and Signal Processing (ICASSP '99), pp. 2123–2126, 1999.
  5. S. S. Abeysekera and X. Yao, “Optimum Laguerre filter design technique for Sigma-Delta demodulators,” in Proceedings of the IEEE Internaitonal Symposium on Circuits and Systems, pp. V405–V408, May 2000. View at Scopus
  6. H. Fujisaka, M. Sakamoto, and M. Morisue, “Bit-stream signal processing circuits and their application,” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. 85, no. 4, pp. 853–860, 2002. View at Google Scholar · View at Scopus
  7. C. Dick and F. Harris, “FPGA signal processing using Sigma-Delta modulation,” IEEE Signal Processing Magazine, vol. 17, no. 1, pp. 20–35, 2000. View at Publisher · View at Google Scholar · View at Scopus
  8. P. W. Wong, “Fully sigma-delta modulation encoded FIR filters,” IEEE Transactions on Signal Processing, vol. 40, no. 6, pp. 1605–1610, 1992. View at Publisher · View at Google Scholar · View at Scopus
  9. B. Steele and P. O'Shea, “Design of ternary digital filters,” in Proceedings of the 3rd International Conference on Information, Communication and Signal Processing (ICICS '01), Singapore, October 2001.
  10. A. C. Thompson, P. O'Shea, Z. M. Hussain, and B. R. Steele, “Efficient single-bit ternary digital filtering using sigma-delta modulator,” IEEE Signal Processing Letters, vol. 11, no. 2, pp. 164–166, 2004. View at Publisher · View at Google Scholar · View at Scopus
  11. A. C. Thompson, Z. M. Hussain, and P. O'Shea, “A single-bit narrow-band bandpass digital filter,” Australian Journal of Electrical and Electronics Engineering, vol. 2, no. 1, pp. 31–40, 2005. View at Google Scholar · View at Scopus
  12. R. S. Grover, W. Shang, Q. Li et al., “A faster distributed arithmetic architecture for FPGAs,” in Proceedings of the ACM/SIGDA 9th international symposium on Field-programmable gate arrays in (FPGA '02), pp. 31–39, Monterey, Calif, USA, 2002.
  13. H. Yoo and D. V. Anderson, “Hardware-efficient distributed arithmetic architecture for high-order digital filters,” in Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, (ICASSP '05), pp. V125–V128, March 2005. View at Publisher · View at Google Scholar · View at Scopus
  14. P. K. Meher, S. Chandrasekaran, and A. Amira, “FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic,” IEEE Transactions on Signal Processing, vol. 56, no. 7 I, pp. 3009–3017, 2008. View at Publisher · View at Google Scholar · View at Scopus
  15. Y. Jang and S. Yang, “Low-power CSD linear phase FIR filter structure using vertical common sub-expression,” Electronics Letters, vol. 38, no. 15, pp. 777–779, 2002. View at Publisher · View at Google Scholar · View at Scopus
  16. A. G. Dempster and M. D. Macleod, “Use of minimum-adder multiplier blocks in FIR digital filters,” IEEE Transactions on Circuits and Systems II, vol. 42, no. 9, pp. 569–577, 1995. View at Publisher · View at Google Scholar · View at Scopus
  17. S. Shanthala and S. Y. Kulkarni, “High speed and low power FPGA implementation of FIR filter for DSP applications,” European Journal of Scientific Research, vol. 31, no. 1, pp. 19–28, 2009. View at Google Scholar · View at Scopus
  18. R. A. Hawley, B. C. Wong, T. J. Lin, J. Laskowski, and H. Samueli, “Design techniques for silicon compiler implementations of high-speed FIR digital filters,” IEEE Journal of Solid-State Circuits, vol. 31, no. 5, pp. 656–666, 1996. View at Google Scholar · View at Scopus
  19. T. D. Memon, P. Beckett, and Z. M. Hussain, “Analysis and design of a ternary FIR filter using sigma delta modulation,” in Proceedings of the IEEE 13th International Multitopic Conference (INMIC '09), pp. 476–480, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  20. K. N. Macpherson and R. W. Stewart, “Area efficient FIR filters for high speed FPGA implementation,” IEE Proceedings: Vision, Image and Signal Processing, vol. 153, no. 6, pp. 711–720, 2006. View at Publisher · View at Google Scholar · View at Scopus
  21. Y. Li, C. Peng, D. Yu, and X. Zhang, “The implementation methods of high speed FIR filter on FPGA,” in Proceedings of the 9th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT '08), pp. 2216–2219, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  22. N. Benvenuto, L. E. Franks, and F. S. Hill, “Realization of finite impulse response filters using coefficients +1, 0, and -1,” IEEE Transactions on Communications, vol. 33, no. 10, pp. 1117–1125, 1985. View at Google Scholar · View at Scopus
  23. P. W. Wong, “Fully sigma-delta modulation encoded FIR filters,” IEEE Transactions on Signal Processing, vol. 40, no. 6, pp. 1605–1610, 1992. View at Publisher · View at Google Scholar · View at Scopus
  24. P. W. Wong and R. M. Gray, “FIR filters with sigma-delta modulation encoding,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 38, no. 6, pp. 979–990, 1990. View at Publisher · View at Google Scholar · View at Scopus
  25. C. Dick and F. Harris, “Narrow-band FIR filtering with FPGAs using sigma-delta modulation encoding,” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 14, no. 3, pp. 265–282, 1996. View at Google Scholar · View at Scopus
  26. C. L. Chen and A. N. Willson, “Higher order Σ-Δ modulation encoding for design of multiplierless FIR filters,” Electronics Letters, vol. 34, no. 24, pp. 2298–2300, 1998. View at Google Scholar · View at Scopus
  27. S. S. Abeysekera and K. P. Padhi, “Design of multiplier free FIR filters using a LADF sigma-delta (Σ-Δ) modulator,” in Proceedings of the IEEE Internaitonal Symposium on Circuits and Systems, pp. I-65–I-68, May 2000. View at Scopus
  28. S. S. Abeysekera and C. Charoensak, “Efficient realization of sigma-delta (-δ) Kalman lowpass filter in hardware using FPGA,” Eurasip Journal on Applied Signal Processing, vol. 2006, Article ID 52736, 2006. View at Publisher · View at Google Scholar · View at Scopus
  29. C.-W. Ng, N. Wong, and T. S. Ng, “Bit-stream adders and multipliers for tri-level sigma-delta modulators,” IEEE Transactions on Circuits and Systems II, vol. 54, no. 12, pp. 1082–1086, 2007. View at Publisher · View at Google Scholar · View at Scopus
  30. C. W. Ng, N. Wong, H. K. H. So, and T. S. Ng, “On IIR-based bit-stream multipliers,” International Journal of Circuit Theory and Applications, vol. 39, no. 2, pp. 149–158, 2011. View at Publisher · View at Google Scholar · View at Scopus
  31. J. C. Candy, “Decimation for sigma delta modulation,” IEEE Transactions on Communications, vol. 34, no. 1, pp. 72–76, 1986. View at Google Scholar · View at Scopus
  32. C. W. Ng, N. Wong, and T. S. Ng, “Bit-stream adders and multipliers for tri-level sigma-delta modulators,” IEEE Transactions on Circuits and Systems II, vol. 54, no. 12, pp. 1082–1086, 2007. View at Publisher · View at Google Scholar · View at Scopus
  33. S. R. Powell and P. M. Chau, “Efficient narrowband FIR and IFIR filters based on powers-of-two sigma-delta coefficient truncation,” IEEE Transactions on Circuits and Systems II, vol. 41, no. 8, pp. 497–505, 1994. View at Publisher · View at Google Scholar · View at Scopus
  34. T. D. Memon, P. Beckett, and Z. Hussain, “Design and implementation of ternary FIR filter using Sigma Delta Modulation,” in International Symposium on Computing, Communication and Control (ISCCC '09), pp. 169–173, October 2009.
  35. A. Z. Sadik, Z. M. Hussain, and P. O'Shea, “Adaptive algorithm for ternary filtering,” Electronics Letters, vol. 42, no. 7, pp. 420–421, 2006. View at Publisher · View at Google Scholar · View at Scopus
  36. A. C. Thompson, Techniques in Single-Bit Digital Filtering, RMIT University, 2004.
  37. A. C. Thompson and Z. M. Hussain, “A Single-bit Resonator,” in Workshop on the Internet, Telecommunications and Signal Processing (WITSP '04), 2004.
  38. A. Z. Sadik, Z. M. Hussain, P. J. O'Shea et al., “A single-bit digital DC-blocker using ternary filtering,” in Proceedings of IEEE (TENCON '05), pp. 1–6, 2005.
  39. S. M. Kershaw, S. Summerfield, and M. B. Sandler, “On Σ Δ signal processing remodulator complexity,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '95), pp. 881–884, May 1995. View at Scopus
  40. D. A. Johns and D. M. Lewis, “IIR filtering on sigma-delta modulated signals,” Electronics Letters, vol. 27, no. 4, pp. 307–309, 1991. View at Google Scholar · View at Scopus
  41. D. A. Johns, W. M. Snelgrove, and A. S. Sedra, “Adaptive recursive state-space filters using a gradient-based algorithm,” IEEE Transactions on Circuits and Systems, vol. 37, no. 6, pp. 673–684, 1990. View at Publisher · View at Google Scholar · View at Scopus
  42. A. Z. Sadik and Z. M. Hussain, “Short word-length LMS filtering,” in Proceedings of the 9th International Symposium on Signal Processing and its Applications (ISSPA '07), pp. 1–4, February 2007. View at Publisher · View at Google Scholar · View at Scopus
  43. A. C. Thompson, P. J. O'Shea, Z. Hussain et al., “Performance of a new single-bit ternary filtering system,” in Proceedings of the 8th Australian Telecommunications, Networks and Applications Conference (ATNAC '03), 2003.
  44. A. C. Thompson, Z. M. Hussain, and P. O'Shea, “A single-bit digital non-coherent baseband BFSK demodulator,” in Proceedings of the IEEE Region 10 Conference: Analog and Digital Techniques in Electrical Engineering (IEEE TENCON '04), pp. A515–A518, November 2004. View at Scopus
  45. A. Z. Sadik, Z. M. Hussain, and P. O'Shea, “Adaptive algorithm for ternary filtering,” Electronics Letters, vol. 42, no. 7, pp. 420–421, 2006. View at Publisher · View at Google Scholar · View at Scopus
  46. H. Fujisaka, R. Kurata, M. Sakamoto, and M. Morisue, “Bit-stream signal processing and its application to communication systems,” IEE Proceedings: Circuits, Devices and Systems, vol. 149, no. 3, pp. 159–166, 2002. View at Publisher · View at Google Scholar · View at Scopus
  47. C. W. Ng, N. Wong, and T. S. Ng, “Efficient FPGA implementation of bit-stream multipliers,” Electronics Letters, vol. 43, no. 9, pp. 496–497, 2007. View at Publisher · View at Google Scholar · View at Scopus
  48. C. W. Ng, N. Wong, and T. S. Ng, “Quad-level bit-stream adders and multipliers with efficient FPGA implementation,” Electronics Letters, vol. 44, no. 12, pp. 722–724, 2008. View at Publisher · View at Google Scholar · View at Scopus
  49. C. H. Dick and F. J. Harris, “Direct digital synthesis—some options for FPGA implementation,” in Proceedings of the Reconfigurable Technology: FPGAs for Computing and Applications, pp. 2–10, September 1999. View at Scopus
  50. T. Katao, K. Hayashi, H. Fujisaka, T. Kamio, and K. Haeiwa, “Sorter-based sigma-delta domain arithmetic circuits,” in European Conference on Circuit Theory and Design (ECCTD '07), pp. 679–682, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  51. T. D. Memon, P. Beckett, and A. Z Sadik, “Efficient Implementation of Ternary SDM Filters using State-of-the-Art FPGA,” Mehran University Research Journal of Engineering and Technology, vol. 30, pp. 207–212, 2011. View at Google Scholar
  52. T. D. Memon, P. Beckett, and A. Z. Sadik, “Power-Area-Performance Characteristics of FPGA based sigma-delta modulated FIR Filters,” Journal of Signal Processing Systems (JSPS). In press. View at Publisher · View at Google Scholar
  53. T. D. Memon and P. Beckett, “The impact of alternative encoding techniques on the FPGA implementation of sigma-delta modulated ternary FIR filters,” Australian Journal of Electrical and Electronics. In press.
  54. N. Benvenuto, L. Franks, and F. Hill Jr., “Dynamic programming methods for designing FIR filters using coefficients-1, 0 and+ 1,” IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 34, no. 4, pp. 785–792, 1986. View at Google Scholar