Table of Contents
ISRN Signal Processing
Volume 2012 (2012), Article ID 714176, 9 pages
http://dx.doi.org/10.5402/2012/714176
Research Article

Area Efficient, High Speed EBCOT Architecture for Digital Cinema

1ADVS Department, Xilinx India Technology Services Pvt. Ltd., 500 081 Hyderbad, India
2Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur 721302, India

Received 6 March 2012; Accepted 11 April 2012

Academic Editors: S. K. Bhatia and W.-L. Hwang

Copyright © 2012 Kishor Sarawadekar and Swapna Banerjee. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. ISO/ IEC JTC1/SC29/WG1 N2678, “JPEG 2000 Part 1 020719,” 2002.
  2. D. T. Lee, “JPEG 2000: retrospective and new developments,” Proceedings of the IEEE, vol. 93, no. 1, pp. 32–41, 2005. View at Publisher · View at Google Scholar · View at Scopus
  3. R. Wintner, “Bits on the big screen,” IEEE Spectrum, vol. 43, no. 12, pp. 42–48, 2006. View at Publisher · View at Google Scholar · View at Scopus
  4. Digital Cinema Initiatives, “LLC Member Representatives Committee: Digital Cinema System Specification V1.0,” Final Approval, July 2005.
  5. Digital Cinema Initiatives, “LLC Member Representatives Committee: Digital Cinema System Specification V1.2,” March 2008.
  6. A. Das, A. Hazra, and S. Banerjee, “An efficient architecture for 3-D discrete wavelet transform,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 20, no. 2, pp. 286–296, 2010. View at Publisher · View at Google Scholar · View at Scopus
  7. T. Ebrahimi and D. D. Giusto, “Introduction to special section on JPEG 2000 digital imaging,” IEEE Transactions on Consumer Electronics, vol. 49, no. 4, pp. 771–772, 2003. View at Publisher · View at Google Scholar · View at Scopus
  8. P. R. Schumacher, “An efficient JPEG2000 tier-1 coder hardware implementation for real-time video processing,” IEEE Transactions on Consumer Electronics, vol. 49, no. 4, pp. 780–786, 2003. View at Publisher · View at Google Scholar · View at Scopus
  9. B. F. Wu and C. F. Lin, “An efficient architecture for JPEG2000 coprocessor,” IEEE Transactions on Consumer Electronics, vol. 50, no. 4, pp. 1183–1189, 2004. View at Publisher · View at Google Scholar · View at Scopus
  10. Q. Huang, R. Zhou, and Z. Hong, “Low memory and low complexity VLSI implementation of JPEG2000 codec,” IEEE Transactions on Consumer Electronics, vol. 50, no. 2, pp. 638–646, 2004. View at Publisher · View at Google Scholar · View at Scopus
  11. M. Gangadhar and D. Bhatia, “FPGA based EBCOT architecture for JPEG 2000,” Microprocessors and Microsystems, vol. 29, no. 8-9, pp. 363–373, 2005. View at Publisher · View at Google Scholar · View at Scopus
  12. H. C. Fang, Y. W. Chang, T. C. Wang, C. J. Lian, and L. G. Chen, “Parallel embedded block coding architecture for JPEG 2000,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 15, no. 9, pp. 1086–1097, 2005. View at Publisher · View at Google Scholar · View at Scopus
  13. A. K. Gupta, S. Nooshabadi, D. Taubman, and M. Dyer, “Realizing low-cost high-throughput general-purpose block encoder for JPEG2000,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 16, no. 7, pp. 843–858, 2006. View at Publisher · View at Google Scholar · View at Scopus
  14. J. S. Chiang, C. H. Chang, C. Y. Hsieh, and C. H. Hsia, “High efficiency EBCOT with parallel coding architecture for JPEG2000,” EURASIP Journal on Applied Signal Processing, vol. 2006, Article ID 42568, 14 pages, 2006. View at Publisher · View at Google Scholar · View at Scopus
  15. C. Zhang, Y. Long, and F. Kurdahi, “A scalable embedded JPEG 2000 architecture,” Journal of Systems Architecture, vol. 53, no. 8, pp. 524–538, 2007. View at Publisher · View at Google Scholar · View at Scopus
  16. K. Varma, H. B. Damecharla, A. E. Bell, J. E. Carletta, and G. V. Back, “A fast JPEG2000 encoder that preserves coding efficiency: the split arithmetic encoder,” IEEE Transactions on Circuits and Systems I, vol. 55, no. 11, pp. 3711–3722, 2008. View at Publisher · View at Google Scholar · View at Scopus
  17. C. Xiong, J. Hou, Z. Gao, and X. He, “Efficient fast algorithm for MQ arithmetic coder,” in Proceedings of the IEEE International Conference onMultimedia and Expo (ICME '07), pp. 759–762, July 2007. View at Scopus
  18. R. Wang, B. Li, H. Jiang, and H. Cao, “High-throughput and hardware-efficient architecture of MQ arithmetic coder,” in Proceedings of the 11th IEEE Singapore International Conference on Communication Systems (ICCS '08), pp. 783–787, November 2008. View at Publisher · View at Google Scholar · View at Scopus
  19. M. Rhu and I. C. Park, “A novel trace-pipelined binary arithmetic coder architecture for JPEG2000,” in Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS '09), pp. 243–248, October 2009. View at Publisher · View at Google Scholar · View at Scopus
  20. K. Liu, Y. Zhou, Y. Song Li, and J. F. Ma, “A high performance MQ encoder architecture in JPEG2000,” Integration, the VLSI Journal, vol. 43, no. 3, pp. 305–317, 2010. View at Publisher · View at Google Scholar · View at Scopus
  21. K. Sarawadekar and S. Banerjee, “An Efficient pass-parallel architecture for embedded block coder in JPEG 2000,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 21, no. 6, pp. 825–836, 2011. View at Publisher · View at Google Scholar · View at Scopus
  22. K. Sarawadekar and S. Banerjee, “VLSI design of memory-efficient, high-speed baseline MQ coder for JPEG 2000,” Integration, the VLSI Journal, vol. 45, no. 1, pp. 1–8, 2012. View at Publisher · View at Google Scholar · View at Scopus