Research Article | Open Access
Rajeshwari Pandey, Neeta Pandey, B. Sriram, Sajal K. Paul, "Single OTRA Based Analog Multiplier and Its Applications", International Scholarly Research Notices, vol. 2012, Article ID 890615, 7 pages, 2012. https://doi.org/10.5402/2012/890615
Single OTRA Based Analog Multiplier and Its Applications
This paper presents an analog multiplier using single operational transresistance amplifier (OTRA). The proposed circuit is suitable for integration as it does not use any external passive component. It can be used as a four-quadrant multiplier. Theoretical propositions are verified through PSPICE simulations using 0.5 μm CMOS parameters provided by MOSIS (AGILENT). The simulation results are in close agreement with theoretical predictions. The workability of the proposed multiplier is also tested through two applications, namely, a squarer and an amplitude modulator.
Analog multipliers find extensive application in the field of telecommunication, control, instrumentation, measurement, and signal processing . A number of circuits are reported in literature relating to analog multipliers [1–12]. Circuits presented in [2–7] are based on Gilbert multiplier  and are suitable for CMOS integrated technology. The other class of the circuits is implemented using active analog blocks such as operational transconductance amplifier , differential difference current conveyors , current feedback amplifiers , current-controlled current conveyor , and current difference buffered amplifier .
Recently the OTRA has emerged as an alternate analog building block [13–26] which inherits all the advantages of current mode techniques. The OTRA is a high gain current input voltage output device. The input terminals of OTRA are internally grounded, thereby eliminating response limitations due to parasitic capacitances and resistances  at the input. Several high performance CMOS OTRA topologies have been proposed in the literature [13–16]. In the recent past OTRA has been extensively used as an analog building block for realizing a number of analog signal processing [17–21] and generation circuits [22–24]. This paper presents a single OTRA based low voltage analog multiplier which does not use any external passive components and hence is suitable for integration. The proposed circuit can be used as a four quadrant multiplier without any change of topology. The workability of the proposed multiplier is demonstrated through two applications, namely, a squarer and an amplitude modulator.
2. The Proposed Multiplier Circuit
OTRA is a three-terminal device, shown symbolically in Figure 1 and its port relations are characterized by the following matrix: where is transresistance gain of OTRA. For ideal operations approaches infinity and forces the input currents to be equal. Thus OTRA must be used in a negative feedback configuration.
Figure 2 Shows the CMOS realization of OTRA  which consists of the cascaded connection of the modified differential current conveyor (MDCC)  and common source amplifier. MDCC performs the current differencing operation and forces the two input terminals to be virtually grounded whereas the common source amplifier provides high gain.
2.2. Basic Multiplier Circuit
Figure 3 Shows OTRA based multiplier structure. The transistors M1, M2, M3, and are matched transistors and operate in the linear region. In this paper and represent small signals, whereas , , and are the bias voltages. OTRA inputs keep the sources of the two transistors M1 and M2 virtually grounded. The drain current for the MOS transistor operating in triode region is given by  where is transconductance; and respectively represent the channel width and length of the of the MOSFET. The other terms have their usual meaning.
Using (2) the currents through and terminals of OTRA, that is, and , respectively, can be expressed as As approaches infinity the input currents are forced to be equal resulting in where is a proportionality constant and is the inverse of difference of gate voltages of M3 and M4.
2.3. Implementation Scheme for Superimposition of a Small Signal on DC Bias
As can be seen from Figure 3 the gate voltage of M1 is () which is a small signal superimposed over a dc bias. This voltage addition can be implemented using a scheme proposed in Figure 4 wherein is a small signal voltage and is a bias voltage.
If and are matched transistors and are operating in saturation then their drain currents will be equal resulting in which gives
The voltage given by (7) can be used as the gate voltage for transistor M1 of Figure 3. Similarly gate voltage for transistor M2 can be obtained from (7) by making . Substituting these values of gate voltages in (5) the output of the multiplier gets modified to
2.4. The Proposed MOS Based Multiplier Structure
As the transistors M1, M2, M3, and M4 need to operate in the triode region for proper operation of the multiplier the following conditions should be satisfied:
These equations suggest that the dynamic input range of the multiplier is controlled by .
3. Nonideal Analysis
In this section the effect of finite transresistance gain of OTRA on multiplier is considered and compensation is employed for high frequency applications. Ideally the transresistance gain is assumed to approach infinity. However, practically is a frequency dependent finite value . Considering a single pole model for the transresistance gain, can be expressed as
For high frequency applications the transresistance gain reduces to
For high frequency applications the effect of transistor capacitances needs to be considered. Taking this effect into account the currents given by (3) modifies to where is the gate to source capacitance of ; however, the current remains the same as (4). The effect of can be compensated by adding a MOSFET M9, operating in triode region, at the inverting terminal of OTRA as shown in Figure 6. The effective gate to source capacitance of M9 should be equal to . This would result in as
The third term in (14) results due to gate to source capacitance of M9.
And hence the 3 dB bandwidth of the multiplier can be expressed as
4. Simulation Results
The performance of the proposed multiplier of Figure 5 is verified through SPICE simulation using 0.5 μm CMOS process parameters provided by MOSIS (AGILENT). CMOS implementation of the OTRA  shown in Figure 2 is used and supply voltages are taken as ±1.5 V. Aspect ratios used for different transistors of OTRA are the same as in  and are given in Table 1. All the transistors M1–M8 were used with equal aspect ratios having . Control voltage is taken as V, V, and V.
Figure 7 depicts the dc transfer characteristics of the proposed multiplier. The transfer curve versus , with kept constant at 250 mV, is shown in Figure 7(a). It is observed that varies almost linearly with . The nonlinearity curve representing maximum percent deviation of the ideal transfer characteristic as a function of input voltage is shown in Figure 7(b). It is observed that the maximum nonlinearity over the entire input range does not exceed 2.05%. In Figure 7(c) is plotted with respect to for different values of . Voltage is swept from −300 mV to 300 mV while is varied from −150 mV to 150 mV in steps of 50 mV. It shows that the proposed circuit is a four-quadrant multiplier.
(a) versus with mV
(b) Nonlinearity curve with mV
(c) versus when is varied from −150 mV to 150 mV
The frequency response of the proposed multiplier is shown in Figure 8 for which is kept constant at 200 mV whereas is taken as an ac source having amplitude 250 mV. The 3 dB bandwidth is found to be 8 MHz.
Figure 9 shows the total harmonic distortion (THD) as a function of input signal amplitude when a constant dc voltage (250 mV) is applied to while a 1 KHz sinusoidal signal is applied to with varying amplitude. It can be seen that the maximum THD remains under 0.2% for the entire input range. Total power consumption of the proposed multiplier is 0.83 mw when V, V, V, and V.
The proposed multiplier can be used as a squarer circuit if . The output of the multiplier is given by
Figure 10 shows the square transfer characteristics wherein is varied from −400 mV to 400 mV.
The observed output of the squarer is shown in Figure 11. The input signal is taken as a 300 mV, 500 KHz sinusoid. The squared output is shown in Figure 11(a) and the spectrum of the squared output is shown in Figure 11(b).
(a) Time domain output of the squarer
(b) Spectrum of squared sine wave
5.2. Amplitude Modulator
The proposed multiplier, being a four-quadrant multiplier, can be used as an amplitude modulator (AM). A 5 KHz signal with 200 mV amplitude is multiplied by 250 mV, 50 KHz signal. Figure 12 shows the output of the proposed multiplier confirming the modulation function. The time domain response of the multiplier is shown in Figures 12(a) and 12(b) displays the frequency spectrum.
(a) Time domain response
(b) Frequency spectrum
A single OTRA based analog multiplier is proposed which can be used as a four-quadrant multiplier also. The circuit does not require any passive element thus making it suitable for integration. Its application as a squarer and an amplitude modulator is also discussed. Theoretical propositions are verified through PSPICE simulations using 0.5 μm CMOS parameters provided by MOSIS (AGILENT). Various performance parameters are analyzed through simulations and are found in close agreement to theoretical predictions.
- K. Kaewdang, C. Fongsamut, and W. Surakampontorn, “A wide-band current-mode OTA-based analog multiplier-divider,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '03), vol. 1, pp. I349–I352, May 2003.
- S. I. Liu and D. J. Wei, “Analogue squarer and multiplier based on MOS square-law characteristic,” Electronics Letters, vol. 32, no. 6, pp. 541–542, 1996.
- S. I. Liu and C. C. Chang, “Low-voltage CMOS four-quadrant multiplier based on square-difference identity,” IEE Proceedings Circuits, Devices and Systems, vol. 143, pp. 174–176, 1996.
- G. Weixin, C. Hongyi, and E. Seevinck, “Quadratic-translinear CMOS multiplier-divider circuit,” Electronics Letters, vol. 33, no. 10, pp. 860–861, 1997.
- I. Baturone, S. Sanchez-Solano, and J. L. Huertas, “A CMOS current-mode multiplier/divider circuit,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '98), pp. 520–523, June 1998.
- A. Demosthenous and M. Panovic, “Low-voltage MOS linear transconductor/squarer and four-quadrant multiplier for analog VLSI,” IEEE Transactions on Circuits and Systems I, vol. 52, no. 9, pp. 1721–1731, 2005.
- C. Chen and Z. Li, “A low-power CMOS analog multiplier,” IEEE Transactions on Circuits and Systems II, vol. 53, no. 2, pp. 100–104, 2006.
- H. O. Elwan and A. M. Soliman, “CMOS differential current conveyors and applications for analog VLSI,” Analog Integrated Circuits and Signal Processing, vol. 11, no. 1, pp. 35–45, 1996.
- S. I. Liu and J. J. Chen, “Realisation of analogue divider using current feedback amplifiers,” IEE Proceedings Circuits, Devices and Systems, vol. 142, no. 1, pp. 45–48, 1995.
- M. T. Abuelma'atti and M. A. Al-Qahtani, “A current-mode current-controlled current-conveyor-based analogue multiplier/divider,” International Journal of Electronics, vol. 85, no. 1, pp. 71–77, 1998.
- A. U. Keskin, “A four quadrant analog multiplier employing single CDBA,” Analog Integrated Circuits and Signal Processing, vol. 40, no. 1, pp. 99–101, 2004.
- B. Gibert, “A precision four-quadrant multiplier with subnanosecond response,” The IEEE Journal of Solid-State Circuits, vol. 3, no. 6, pp. 353–365, 1968.
- J. J. Chen, H. W. Tsao, and C. C. Chen, “Operational transresistance amplifier using CMOS technology,” Electronics Letters, vol. 28, no. 22, pp. 2087–2088, 1992.
- K. N. Salama and A. M. Soliman, “CMOS operational transresistance amplifier for analog signal processing,” Microelectronics Journal, vol. 30, no. 3, pp. 235–245, 1999.
- H. Mostafa and A. M. Soliman, “A modified CMOS realization of the operational transresistance amplifier (OTRA),” Frequenz, vol. 60, no. 3-4, pp. 70–76, 2006.
- A. K. Kafrawy and A. M. Soliman, “A modified CMOS differential operational transresistance amplifier (OTRA),” International Journal of Electronics and Communications, vol. 63, no. 12, pp. 1067–1071, 2009.
- K. N. S. Ahmed and A. M. Soliman, “Active RC applications of the operational transresistance amplifier,” Frequenz, vol. 54, no. 7-8, pp. 171–176, 2000.
- S. Kılınc and U. Çam, “Cascadable allpass and notch filters employing single operational transresistance amplifier,” Computers and Electrical Engineering, vol. 31, no. 6, pp. 391–401, 2005.
- S. Kılınc, A. U. Keskin, and U. Çam, “Cascadable voltage-mode multifunction biquad employing single OTRA,” Frequenz, vol. 61, no. 3-4, pp. 84–86, 2007.
- S. Kilinc, K. N. Salama, and U. Cam, “Realization of fully controllable negative inductance with single operational transresistance amplifier,” Circuits, Systems, and Signal Processing, vol. 25, no. 1, pp. 47–57, 2006.
- U. Çam, F. Kaçar, O. Cicekoglu, H. Kuntman, and A. Kuntman, “Novel two OTRA-based grounded immitance simulator topologies,” Analog Integrated Circuits and Signal Processing, vol. 39, no. 2, pp. 169–175, 2004.
- K. N. Salama and A. M. Soliman, “Novel oscillators using the operational transresistance amplifier,” Microelectronics Journal, vol. 31, no. 1, pp. 39–47, 2000.
- U. Çam, “A novel single-resistance-controlled sinusoidal oscillator employing single operational transresistance amplifier,” Analog Integrated Circuits and Signal Processing, vol. 32, no. 2, pp. 183–186, 2002.
- R. Pandey, N. Pandey, M. Bothra, and S. K. Paul, “Operational transresistance amplifier-based multiphase sinusoidal oscillators,” Journal of Electrical and Computer Engineering, vol. 2011, Article ID 586853, 8 pages, 2011.
- C. Sanchez-Lopez, E. Tlelo-Cuautle, and E. Martinez-Romero, “Symbolic analysis of OTRAs-based circuits,” Journal of Applied Research and Technology, vol. 9, no. 1, pp. 69–80, 2011.
- C. Sánchez-López, F. V. Fernández, and E. Tlelo-Cuautle, “Generalized admittance matrix models of OTRAs and COAs,” Microelectronics Journal, vol. 41, no. 8, pp. 502–505, 2010.
- A. S. Sedra and K. C. Smith, Microelectronic Circuits, Oxford University Press, New York, NY, USA, 2004.
Copyright © 2012 Rajeshwari Pandey et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.