Table of Contents
ISRN Electronics
Volume 2012 (2012), Article ID 916259, 9 pages
http://dx.doi.org/10.5402/2012/916259
Research Article

A Survey Addressing On-Chip Interconnect: Energy and Reliability Considerations

Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR 97331, USA

Received 25 January 2012; Accepted 26 February 2012

Academic Editor: S. Nikolaidis

Copyright © 2012 Jacob Postman and Patrick Chiang. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. R. Ho, K. Mai, and M. Horowitz, “The future of wires,” Proceedings of the IEEE, vol. 89, no. 4, 2001. View at Google Scholar
  2. J. D. Owens, W. J. Dally, R. Ho, D. N. Jayashima, S. W. Keckler, and L. S. Peh, “Research challenges for on-chip interconnection networks,” IEEE Micro, vol. 27, no. 5, pp. 96–108, 2007. View at Publisher · View at Google Scholar · View at Scopus
  3. K. Banerjee, A. Amerasekera, G. Dixit, and C. Hu, “Effect of interconnect scaling and low-k dielectric on the thermal characteristics of the IC metal,” in Proceedings of the IEEE International Electron Devices Meeting, pp. 65–68, December 1996. View at Scopus
  4. S. Borkar, “Design challenges of technology scaling,” IEEE Micro, vol. 19, no. 4, pp. 23–29, 1999. View at Publisher · View at Google Scholar · View at Scopus
  5. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. De Micheli, “Analysis of error recovery schemes for networks on chips,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 434–442, 2005. View at Publisher · View at Google Scholar · View at Scopus
  6. L. Shang, L.-S. Peh, and N. K. Jha, “Power-efficient interconnectionnetworks: dynamic voltage scaling with links,” Computer Architecture Letters, vol. 1, no. 2, 6 pages, 2002. View at Google Scholar
  7. P. P. P. Sotiriadis, Interconnect modeling and optimization in deepSub-micron technologiesm, Ph.D. thesis, Massachusetts Institute of Technology, Cambridge, Mass, USA, 2002.
  8. B. Bishop and M. J. Irwin, “Databus charge recovery: practical considerations,” in Proceedings of the International Conference on Low Power Electronics and Design (ISLPED '99), pp. 85–87, August 1999. View at Scopus
  9. P. Sotiriadis, A. Wang, and A. Chandrakasan, “Transition pattern coding: an approach to reduce energy in interconnect,” in Proceedings of the 26th IEEE European Solid-State Circuits Conference (ESSCIRC '00), vol. 1, pp. 348–351, 2000.
  10. M. R. Stan and W. P. Burleson, “Low-power encodings for global communication in CMOS VLSI,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, no. 4, pp. 444–455, 1997. View at Google Scholar · View at Scopus
  11. K. Lee, S. J. Lee, and H. J. Yoo, “SILENT: serialized low energy transmission coding for on-chip interconnection networks,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers (ICCAD '04), pp. 448–451, November 2004. View at Scopus
  12. M. R. Scott and R. Amirtharajah, “Pulse width modulation for reduced peak power full-swing on-chip interconnect,” in Proceedings of the 14th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED '09), p. 213, 2009.
  13. H. Zhang, V. George, and J. M. Rabaey, “Low-swing on-chip signaling techniques: effectiveness and robustness,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 3, pp. 264–272, 2000. View at Publisher · View at Google Scholar · View at Scopus
  14. R. Ho et al., “High speed and low energy capacitively driven on-chip wires,” IEEE Journal of Solid State Circuits, vol. 43, no. 1, p. 52, 2008. View at Google Scholar
  15. D. Schinkel, E. Mensink, E. A. M. Klumperink, E. Van Tuijl, and B. Nauta, “A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects,” IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 297–306, 2006. View at Publisher · View at Google Scholar · View at Scopus
  16. J. Bae, J.-Y. Kim, and H.-J. Yoo, “A 0.6pj/b 3gb/s/ch transceiver in 0.18um cmos for 10mm on-chip interconnects,” in Proceedings of the International Symposium on Circuits and Systems (ISCAS '08), pp. 2861–2864, May 2008.
  17. B. Kim and V. Stojanovic, “A 4Gb/s/ch 356fJ/b 10mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm CMOS,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '09), pp. 66–68, February 2009. View at Publisher · View at Google Scholar · View at Scopus
  18. E. Mensink, D. Schinkel, E. Klumperink, E. Van Tuijl, and B. Nauta, “A 0.28pJ/b 2Gb/s/ch transceiver in 90nm CMOS for 10mm on-chip interconnects,” in Proceedings of the 54th IEEE International Solid-State Circuits Conference (ISSCC '07), pp. 414–397, February 2007. View at Publisher · View at Google Scholar · View at Scopus
  19. W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” in Proceedings of the 38th Design Automation Conference, pp. 684–689, June 2001. View at Scopus
  20. D. Schinkel, E. Mensink, E. A. M. Klumperink, E. Van Tuijl, and B. Nauta, “Low-power, high-speed transceivers for network-on-chip communication,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 1, pp. 12–21, 2009. View at Publisher · View at Google Scholar · View at Scopus
  21. T. Krishna, J. Postman, C. Edmonds, L. S. Peh, and P. Chiang, “SWIFT: a swing-reduced interconnect for a token-based network-on-chip in 90nm CMOS,” in Proceedings of the 28th IEEE International Conference on Computer Design (ICCD '10), pp. 439–446, October 2010. View at Publisher · View at Google Scholar · View at Scopus
  22. K. Lee, S. J. Lee, and H. J. Yoo, “Low-power network-on-chip for high-performance SoC design,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 2, pp. 148–160, 2006. View at Publisher · View at Google Scholar · View at Scopus
  23. J. Postman and P. Chiang, “Energy-efficient transceiver circuits for short-range on-chip interconnects,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '11), September 2011.
  24. A. P. Jose and K. L. Shepard, “Distributed loss-compensation techniques for energy-efficient low-latency on-chip communication,” IEEE Journal of Solid-State Circuits, vol. 42, no. 6, pp. 1415–1424, 2007. View at Publisher · View at Google Scholar · View at Scopus
  25. M. P. Flynn and J. J. Kang, “Global signaling over lossy transmission lines,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '05), pp. 982–989, November 2005. View at Publisher · View at Google Scholar · View at Scopus
  26. T. Krishna, A. Kumar, L. S. Peh, J. Postman, P. Chiang, and M. Erez, “Express virtual channels with capacitively driven global links,” IEEE Micro, vol. 29, no. 4, pp. 48–61, 2009. View at Publisher · View at Google Scholar · View at Scopus
  27. H. Ito, M. Kimura, K. Miyashita, T. Ishii, K. Okada, and K. Masu, “A bidirectional- and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications,” IEEE Journal of Solid-State Circuits, vol. 43, no. 4, pp. 1020–1029, 2008. View at Publisher · View at Google Scholar · View at Scopus
  28. M. Chang, J. Cong, A. Kaplan et al., “CMP network-on-chip overlaid with multi-band RF-interconnect,” in Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA '08), pp. 191–202, February 2008. View at Publisher · View at Google Scholar · View at Scopus
  29. C. Batten et al., “Building manycore processor-to-dram networks with monolithic silicon photonics,” in Proceedings of the 16th IEEE Symposium on High PerformanceInterconnects (HOTI '08), pp. 21–30, August 2008.
  30. C. Grecu, P. Pande, A. Ivanov, and R. Saleh, “BIST for network-on-chip interconnect infrastructures,” in Proceedings 24th IEEE VLSI Test Symposium, pp. 30–35, May 2006. View at Publisher · View at Google Scholar · View at Scopus
  31. E. Mensink, D. Schinkel, E. Klumperink, E. Van Tuijl, and B. Nauta, “Optimally-placed twists in global on-chip differential interconnects,” in Proceedings of the 31st European Solid-State Circuits Conference (ESSCIRC '05), pp. 475–478, September 2005. View at Publisher · View at Google Scholar · View at Scopus
  32. M. Kim, D. Kim, and G. E. Sobelman, “Network-on-chip link analysis under power and performance constraints,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '06), pp. 4163–4166, May 2006. View at Scopus
  33. F. Worm, P. Ienne, P. Thiran, and G. De Micheli, “A robust self-calibrating transmission scheme for on-chip networks,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 1, pp. 126–139, 2005. View at Publisher · View at Google Scholar · View at Scopus
  34. A. Maheshwari, I. Koren, and N. Burleson, “Techniques for transientfault sensitivity analysis and reduction in VLSI circuits,” in Proceedings of the 16th IEEE Symposium on Computer Arithmetic, pp. 597–604, June 2003.
  35. R. Naseer et al., “Single-event effects characterization and soft error mitigation in 90nm commercial-density SRAMs,” Proceedings of the IASTED International Conference, vol. 625, no. 70, p. 153, 2008. View at Google Scholar
  36. R. Garg, N. Jayakumar, S. P. Khatri, and G. S. Choi, “Circuit-level design approaches for radiation-hard digital electronics,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 6, Article ID 4837774, pp. 781–792, 2009. View at Publisher · View at Google Scholar · View at Scopus
  37. E. Do, V. Liberali, A. Stabile, and C. Calligaro, “Layout-orientedsimulation of non-destructive single event effects in CMOS IC blocks,” in Proceedings of the European Conference on Radiation and Its Effects on Components and Systems (RADECS '09), pp. 1–38, 2009.
  38. G. Paci, D. Bertozzi, and L. Benini, “Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels,” in Proceedings of the the Design, Automation & Test in Europe Conference & Exhibition (DATE '09), pp. 2–7, April 2009.
  39. E. Krimer, R. Pawlowski, M. Erez, and P. Chiang, “Synctium: a near-threshold stream processor for energy-constrained parallel applications,” IEEE Computer Architecture Letters, vol. 9, no. 1, pp. 21–24, 2010. View at Publisher · View at Google Scholar · View at Scopus
  40. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, “A 5-GHz mesh interconnect for a teraflops processor,” IEEE Micro, vol. 27, no. 5, pp. 51–61, 2007. View at Publisher · View at Google Scholar · View at Scopus
  41. F. Vitullo, N. E. L'Insalata, E. Petri et al., “Low-complexity link microarchitecture for mesochronous communication in networks-on-chip,” IEEE Transactions on Computers, vol. 57, no. 9, pp. 1196–1201, 2008. View at Publisher · View at Google Scholar · View at Scopus
  42. P. A. Layman and S. G. Chamberlain, “Compact thermal noise model for the investigation of soft error rates in MOS VLSI digital circuits,” IEEE Journal of Solid-State Circuits, vol. 24, no. 1, pp. 79–89, 1989. View at Publisher · View at Google Scholar · View at Scopus
  43. G. Gammie, N. Ickes, M. E. Sinangil et al., “A 28nm 0.6V low-power DSP for mobile applications,” in Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 132–133, 2011. View at Publisher · View at Google Scholar
  44. D. Bertozzi, L. Benini, and G. De Micheli, “Low power error resilientencoding for on-chip data buses,” in Proceedings of the Design, Automation andTest in Europe Conference and Exhibition, pp. 102–109, 2002.
  45. D. Bertozzi, L. Benini, and G. De Micheli, “Error control schemes for on-chip communication links: the energy-reliability tradeoff,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 6, pp. 818–831, 2005. View at Publisher · View at Google Scholar