Table of Contents
ISRN Sensor Networks
Volume 2013, Article ID 650740, 12 pages
http://dx.doi.org/10.1155/2013/650740
Research Article

Low Power Decoding of LDPC Codes

Telecommunications Research Laboratory (TRL), Toshiba Research Europe Ltd., 32 Queen Square, Bristol BS1 4ND, UK

Received 27 November 2012; Accepted 19 December 2012

Academic Editors: M. Ekström and Y. Yu

Copyright © 2013 Mohamed Ismail et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Beutel, K. Rmer, M. Ringwald, and M. Woehrle, “Deployment techniques for sensor networks,” in Sensor Networks, G. Ferrari, Ed., Signals and Communication Technology, pp. 219–248, Springer, Berlin, Germany, 2009. View at Google Scholar
  2. A. Bachir, M. Dohler, T. Watteyne, and K. K. Leung, “MAC essentials for wireless sensor networks,” IEEE Communications Surveys and Tutorials, vol. 12, no. 2, pp. 222–248, 2010. View at Publisher · View at Google Scholar · View at Scopus
  3. R. G. Gallager, Low Density Parity Check Codes,, Monograph, M.I.T. Press, 1963.
  4. D. J. C. MacKay, “Good codes based on very sparse matrices,” in Proceedings of the 5th IMA Conference on Cryptography and Coding, pp. 100–111, Springer, London, UK, 1995.
  5. S. Y. Chung, G. David Forney, T. J. Richardson, and R. Urbanke, “On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit,” IEEE Communications Letters, vol. 5, no. 2, pp. 58–60, 2001. View at Publisher · View at Google Scholar · View at Scopus
  6. M. Mansour and N. Shanbhag, “A 1.6 Gbit/sec 2048-bit programmable and code-rate tunable LDPC decoder chip,” in Proceedings of the 3rd International Symposium on Turbo Codes & Related Topics (ISTC '03), pp. 137–140, Brest, France, September 2003.
  7. M. Mansour and N. Shanbhag, “High-throughput LDPC decoders,” IEEE Transactions on Very Large Scale Integration Systems, vol. 11, no. 6, pp. 976–996, 2003. View at Google Scholar
  8. D. E. Hocevar, “A reduced complexity decoder architecture via layered decoding of LDPC codes,” in Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS '04), pp. 107–112, October 2004. View at Scopus
  9. M. Ismail, I. Ahmed, J. Coon, S. Armour, T. Kocak, and J. McGeehan, “Low latency low power bit flipping algorithms for LDPC decoding,” in Proceedings of the IEEE 21st International Personal Indoor and Mobile Radio Communications (PIMRC '10), pp. 278–282, 2010.
  10. Y. Kou, S. Lin, and M. P. C. Fossorier, “Low-density parity-check codes based on finite geometries: a rediscovery and new results,” IEEE Transactions on Information Theory, vol. 47, no. 7, pp. 2711–2736, 2001. View at Publisher · View at Google Scholar · View at Scopus
  11. Y. Kou, S. Lin, and M. P. C. Fossorier, “Low density parity check codes based on finite geometries: a rediscovery,” in Proceedings of the IEEE International Symposium on Information Theory, p. 200, ita, June 2000. View at Scopus
  12. J. Zhang and M. P. C. Fossorier, “A modified weighted bit-flipping decoding of low-density parity-check codes,” IEEE Communications Letters, vol. 8, no. 3, pp. 165–167, 2004. View at Publisher · View at Google Scholar · View at Scopus
  13. T. Wadayama, K. Nakamura, M. Yagita, Y. Funahashi, S. Usami, and I. Takumi, “Gradient descent bit flipping algorithms for decoding LDPC codes,” in Proceedings of the International Symposium on Information Theory and its Applications (ISITA '08), pp. 1–6, December 2008. View at Publisher · View at Google Scholar · View at Scopus
  14. D. J. C. Mackay, “Encyclopedia of sparse graph codes,” http://www.inference.phy.cam.ac.uk/mackay/codes/data.html.
  15. Z. Wang, Y. Zhang, and K. K. Parhi, “Study of early stopping criteria for turbo decoding and their applications in WCDMA systems,” in Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '06), pp. III1016–III1019, May 2006. View at Scopus
  16. J. Li, X. Hu You, and J. Li, “Early stopping for LDPC decoding: convergence of mean magnitude (CMM),” IEEE Communications Letters, vol. 10, no. 9, pp. 667–669, 2006. View at Google Scholar
  17. F. Kienle and N. Wehn, “Low complexity stopping criterion for LDPC code decoders,” in Proceedings of the IEEE 61st Vehicular Technology Conference (VTC '05), vol. 1, pp. 606–6609, May 2005.
  18. Z. Cui, L. Chen, and Z. Wang, “An efficient early stopping scheme for LDPC decoding,” in Proceedings of the 13th NASA Symposium on VLSI Design, Moscow, Idaho, USA, June 2007.
  19. T. Mohsenin, D. N. Truong, and B. M. Baas, “A low-complexity message-passing algorithm for reduced routing congestion in LDPC decoders,” IEEE Transactions on Circuits and Systems I, vol. 57, no. 5, pp. 1048–1061, 2010. View at Publisher · View at Google Scholar · View at Scopus
  20. T. Mohsenin, D. Truong, and B. Baas, “A low-complexity message-passing algorithm for reduced routing congestion in LDPC decoders,” IEEE Transactions on Circuits and Systems I, vol. 57, no. 5, pp. 1048–11061, 2010. View at Google Scholar
  21. A. Darabiha, A. Carusone, and F. Kschischang, “Block-interlaced LDPC decoders with reduced interconnect complexity,” IEEE Transactions on Circuits and Systems II, vol. 55, no. 1, pp. 74–778, 2008. View at Google Scholar
  22. T. Brack, M. Alles, T. Lehnigk-Emden et al., “A survey on LDPC codes and decoders for OFDM-based UWB systems,” in Proceedings of the IEEE 65th Vehicular Technology Conference (VTC '07), pp. 1549–1553, 2007.
  23. A. Blanksby and C. Howland, “A 690-mW 1-Gb/s 1024-bit, rate-1/2 low-density parity-check code decoder,” IEEE Journal of Solid-State Circuits, vol. 37, no. 3, pp. 404–412, 2002. View at Google Scholar
  24. M. Mansour and N. Shanbhag, “A 640-Mb/s 2048-bit programmable LDPC decoder chip,” IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 684–698, 2006. View at Google Scholar