Table of Contents
ISRN Machine Vision
Volume 2013, Article ID 820216, 6 pages
Research Article

Area Optimized FPGA-Based Implementation of The Sobel Compass Edge Detector

1CSIR-Central Electronics Engineering Research Institute (CSIR-CEERI), Pilani, Rajasthan 333031, India
2Electronic Science Department, Kurukshetra University, Kurukshetra, Haryana 136119, India

Received 22 December 2012; Accepted 4 February 2013

Academic Editors: V. Alchanatis and A. Nikolaidis

Copyright © 2013 Sanjay Singh et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. B. Ahmad and T. S. Choi, “Local threshold and boolean function based edge detection,” IEEE Transactions on Consumer Electronics, vol. 45, no. 3, pp. 674–679, 1999. View at Google Scholar · View at Scopus
  2. T. A. Abbasi and M. U. Abbasi, “A novel FPGA-based architecture for Sobel edge detection operator,” International Journal of Electronics, vol. 94, no. 9, pp. 889–896, 2007. View at Publisher · View at Google Scholar · View at Scopus
  3. W. Burger and M. J. Burge, Digital Image Processing: An Algorithmic Introduction Using Java, Springer, New York, NY, USA, 2008.
  4. R. C. Gonzalez and R. E. Woods, Digital Image Processing, Pearson Education, New Delhi, India, 2009.
  5. H. Jiang, H. Ardö, and V. Öwall, “A hardware architecture for real-time video segmentation utilizing memory reduction techniques,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 19, no. 2, pp. 226–236, 2009. View at Publisher · View at Google Scholar · View at Scopus
  6. Z. Guo, W. Xu, and Z. Chai, “Image edge detection based on FPGA,” in Proceedings of the 9th International Symposium on Distributed Computing and Applications to Business, Engineering and Science, pp. 169–171, August 2010. View at Publisher · View at Google Scholar · View at Scopus
  7. A. Nosrat and Y. S. Kavian, “Hardware description of multi-directional fast sobel edge detection processor by VHDL for implementing on FPGA,” International Journal of Computer Applications, vol. 47, no. 25, pp. 1–7, 2012. View at Google Scholar
  8. K. C. Sudeep and J. Majumdar, “A novel architecture for real time implementation of edge detectors on FPGA,” International Journal of Computer Science Issues, vol. 8, no. 1, pp. 193–202, 2011. View at Google Scholar
  9. Z. Vasicek and L. Sekanina, “Novel hardware implementation of adaptive median filters,” in Proceedings of the 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS '11), pp. 1–6, April 2008. View at Scopus
  10. C. Moore, H. Devos, and D. Stroobandt, “Optimizing the FPGA memory design for a sobel edge detector,” in Proceedings of the 20th Annual Workshop on Circuits, Systems and Signal Processing, 2009.