VLSI Design

VLSI Design / 1998 / Article

Open Access

Volume 7 |Article ID 057380 | https://doi.org/10.1155/1998/57380

Sudip Nag, Kaushik Roy, "Performance and Wirability Driven Layout for Row-Based FPGAs", VLSI Design, vol. 7, Article ID 057380, 12 pages, 1998. https://doi.org/10.1155/1998/57380

Performance and Wirability Driven Layout for Row-Based FPGAs

Received22 Feb 1994
Accepted10 Jul 1995


In FPGAs the routing resources are fixed and their usage is constrained by the location of antifuses. In addition, the antifuses affect the layout performance significantly, depending on the technology. Hence, simplistic placement level assumptions turn out to be grossly inadequate in predicting the timing and wirability behavior of a layout. There is a need, therefore, for a layout technique which changes the layout at placement level based on accurate post-layout timing analysis and net wirability. In this paper we consider such a wirability and performance driven layout flow for row-based FPGAs. Timing information from a post-layout timing analyzer and wirability information from global and channel routers are used by an incremental placer to effectively perturb the placement. A large improvement (up to 29%) in timing, has been obtained (compared to non-iterative FPGA layout) for a set of industrial designs and benchmark examples.

Copyright © 1998 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

More related articles

 PDF Download Citation Citation
 Order printed copiesOrder

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.