VLSI Design

VLSI Design / 1999 / Article

Open Access

Volume 9 |Article ID 049179 | https://doi.org/10.1155/1999/49179

Jong Tae Kim, Fadi J. Kurdahi, Noh Byung Park, "System-level Time-stationary Control Synthesis for Pipelined Data Paths", VLSI Design, vol. 9, Article ID 049179, 22 pages, 1999. https://doi.org/10.1155/1999/49179

System-level Time-stationary Control Synthesis for Pipelined Data Paths

Received16 Aug 1994
Revised25 Sep 1997


We address the prblem of time-stationary control synthesis for pipelined data paths. Control synthesis system accepts scheduled control data flow graph with conditional branches which are produced by high level synthesis tools such as Sehwa [1] as input specification and generates a FSM controller. First a scheduled control/data flow graph is analyzed and the various states are identified. Overlapped states are grouped together to produce L groups where L is the pipeline latency. Next, state transitions are identified and a state table is generated. Finally, a highly optimized FSM controller is implemented by performing horizontal partitioning and the corresponding stae encoding so as to minimize the total controller area. We compared our approach to published work on FSM generation and optimization and the results indicate that our method results in large savings in total controller area.

Copyright © 1999 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

More related articles

 PDF Download Citation Citation
 Order printed copiesOrder

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.