Table of Contents
VLSI Design
Volume 15, Issue 3, Pages 557-562

Timing Challenges for Very Deep Sub-Micron (VDSM) IC

1Baynacre, Inc., 1733 Red Maple St., Union City 94587, CA, USA
2Department of Electrical Engineering, Wright State University, Dayton 45435, OH, USA

Received 15 March 2001; Revised 30 January 2002

Copyright © 2002 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [2 citations]

The following is the list of published articles that have cited the current article.

  • Mihaela-Daniela Dobre, and Gheorghe Brezeanu, “PAD cells performances in submicron technologies,” 2016 International Semiconductor Conference (CAS), pp. 205–208, . View at Publisher · View at Google Scholar
  • Tariq El Motassadeq, “CCS vs NLDM comparison based on a complete automated correlation flow between PrimeTime and HSPICE,” Saudi International Electronics, Communications and Photonics Conference 2011, SIECPC 2011, 2011. View at Publisher · View at Google Scholar