Table of Contents
VLSI Design
Volume 15, Issue 1, Pages 397-406

Fault Detection and Fault Diagnosis Techniques for Lookup Table FPGAs

1Department of Electronic Engineering, Fu Jen Catholic University, Taipei, Taiwan
2Electronics Systems Division, Chung-Shan Institute of Science and Technology, Taipei, Taiwan

Received 28 February 2001; Revised 23 May 2001

Copyright © 2002 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [8 citations]

The following is the list of published articles that have cited the current article.

  • Niamat, Santhanam, and Kim, “JHDL implementation of a BIST scheme for testing the look-up tables of SRAM based FPGAs,” Midwest Symposium on Circuits and Systems, vol. 2, pp. 327–331, 2006. View at Publisher · View at Google Scholar
  • Edward Stott, Pete Sedcole, and Peter Y.K. Cheung, “Fault tolerant methods for reliability in FPGAs,” Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL, pp. 415–420, 2008. View at Publisher · View at Google Scholar
  • Stott, Sedcole, and Cheung, “Fault tolerance and reliability in field-programmable gate arrays,” IET Computers and Digital Techniques, vol. 4, no. 3, pp. 196–210, 2010. View at Publisher · View at Google Scholar
  • Ganghee Lee, and Kiyoung Choi, “Thermal-aware fault-tolerant system design with coarse-grained reconfigurable array architecture,” 2010 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2010, pp. 265–272, 2010. View at Publisher · View at Google Scholar
  • Zhanpeng Jin, and Allen C. Cheng, “A self-healing autonomous neural network hardware for trustworthy biomedical systems,” 2011 International Conference on Field-Programmable Technology, FPT 2011, 2011. View at Publisher · View at Google Scholar
  • Shahin Golshan, Amin Khajeh, Houman Homayoun, Eli Bozorgzadeh, Ahmed Eltawil, and Fadi J. Kurdahi, “Reliability-aware placement in SRAM-based FPGA for voltage scaling realization in the presence of process variations,” Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 9th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS'11, pp. 257–266, 2011. View at Publisher · View at Google Scholar
  • Amit Agarwal, Jason Cong, and Brian Tagiku, “The Survivability of Design-Specific Spare Placement in FPGA Architectures with High Defect Rates,” Acm Transactions On Design Automation Of Electronic Systems, vol. 18, no. 2, 2013. View at Publisher · View at Google Scholar
  • Kyuseung Han, Ganghee Lee, and Kiyoung Choi, “Software-Level Approaches for Tolerating Transient Faults in a Coarse-Grained Reconfigurable Architecture,” Ieee Transactions on Dependable and Secure Computing, vol. 11, no. 4, pp. 392–398, 2014. View at Publisher · View at Google Scholar