Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2007, Article ID 18372, 14 pages
http://dx.doi.org/10.1155/2007/18372
Research Article

Comparison of a Ring On-Chip Network and a Code-Division Multiple-Access On-Chip Network

Institute of Digital and Computer Systems, Tampere University of Technology, Tampere 33101, Finland

Received 5 October 2006; Accepted 6 February 2007

Academic Editor: Shashi Kumar

Copyright © 2007 Xin Wang and Jari Nurmi. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. A. J. Leijten, J. L. van Meerbergen, A. H. Timmer, and J. A. G. Jess, “PROPHID: a data-driven multi-processor architecture for high performance DSP,” in Proceedings of European Design and Test Conference, p. 611, Paris, France, March 1997.
  2. P. Guerrier and A. Greiner, “A generic architecture for on-chip packet-switched interconnections,” in Proceedings of the Design, Automation and Test in Europe Conference (DATE '00), pp. 250–256, Paris, France, March 2000.
  3. D. Sigüenza-Tortosa, T. Ahonen, and J. Nurmi, “Issues in the development of a practical NoC: the Proteo concept,” Integration, the VLSI Journal, vol. 38, no. 1, pp. 95–105, 2004. View at Publisher · View at Google Scholar
  4. J. Muttersbach, T. Villiger, H. Kaeslin, N. Felber, and W. Fichtner, “Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems,” in Proceedings of the 12th Annual IEEE International ASIC/SOC Conference, pp. 317–321, Washington, DC, USA, September 1999. View at Publisher · View at Google Scholar
  5. C. A. Zeferino, F. G. M. E. Santo, and A. A. Susin, “ParlS: a parameterizable interconnect switch for networks-on-chip,” in Proceedings of the 17th Symposium on Integrated Cicuits and Systems Design (SBCCI '04), pp. 204–209, Pernambuco, Brazil, September 2004.
  6. K. Goossens, J. Dielissen, and A. Rǎdulescu, “Æthereal network on chip: concepts, architectures, and implementations,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 414–421, 2005. View at Publisher · View at Google Scholar
  7. X. Wang and J. Nurmi, “An on-chip CDMA communication network,” in Proceedings of International Symposium on System-on-Chip, pp. 155–160, Tampere, Finland, November 2005.
  8. X. Wang, D. Sigüenza-Tortosa, T. Ahonen, and J. Nurmi, “Asynchronous network node design for Network-on-Chip,” in Proceedings of International Symposium on Signals, Circuits and Systems (ISSCS '05), vol. 1, pp. 55–58, Iasi, Romania, July 2005. View at Publisher · View at Google Scholar
  9. B.-K. Tan, R. Yoshimura, T. Matsuoka, and K. Taniguchi, “A novel dynamically programmable arithmetic array using code division multiple access bus,” in Proceedings of the 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS '01), vol. 2, pp. 913–916, Malta, September 2001. View at Publisher · View at Google Scholar
  10. S. Shimizu, T. Matsuoka, and K. Taniguchi, “Parallel bus systems using code-division multiple access technique,” in Proceedings of IEEE International Symposium on Circuits and Systems, vol. 2, pp. 240–243, Bangkok, Thailand, May 2003.
  11. M. Takahashi, B.-K. Tan, H. Iwamura, T. Matsuoka, and K. Taniguchi, “A study of robustness and coupling-noise immunity on simultaneous data transfer CDMA bus interface,” in Proceedings of IEEE International Symposium on Circuits and Systems, vol. 4, pp. 611–614, Phoenix, Ariz, USA, May 2002.
  12. R. H. Bell Jr., C. Y. Kang, L. John, and E. E. Swartzlander Jr., “CDMA as a multiprocessor interconnect strategy,” in Proceedings of the 35th Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1246–1250, Pacific Grove, Calif, USA, November 2001. View at Publisher · View at Google Scholar
  13. E. H. Dinan and B. Jabbari, “Spreading codes for direct sequence CDMA and wideband CDMA cellular networks,” IEEE Communications Magazine, vol. 36, no. 9, pp. 48–54, 1998. View at Publisher · View at Google Scholar
  14. E. S. Sousa and J. A. Silvester, “Spreading code protocols for distributed spread-spectrum packet radio networks,” IEEE Transactions on Communications, vol. 36, no. 3, pp. 272–281, 1988. View at Publisher · View at Google Scholar
  15. D. D. Lin and T. J. Lim, “Subspace-based active user identification for a collision-free slotted ad hoc network,” IEEE Transactions on Communications, vol. 52, no. 4, pp. 612–621, 2004. View at Publisher · View at Google Scholar
  16. VSI Alliance, “Virtual Component Interface Standard version 2,” April 2001, http://www.vsi.org/.
  17. OCP-IP Association, “Open Core Protocol Specification,” 2001, http://www.ocpip.org/.
  18. A. P. Niranjan and P. Wiscombe, “Islands of synchronicity, a design methodology for SoC design,” in Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '04), vol. 3, pp. 64–69, Paris, France, February 2004. View at Publisher · View at Google Scholar
  19. X. Wang and J. Nurmi, “A RTL asynchronous FIFO design using modified micropipeline,” in Proceedings of the 10th Biennial Baltic Electronics Conference (BEC '06), Tallinn, Estonia, October 2006.
  20. I. E. Sutherland, “Micropipelines,” Communications of the ACM, vol. 32, no. 6, pp. 720–738, 1989. View at Publisher · View at Google Scholar
  21. Q. T. Ho, J. B. Rigaud, L. Fesquet, M. Renaudin, and R. Rolland, “Implementing asynchronous circuits on LUT based FPGAs,” in Proceedings of the 12th International Conference on Field-Programmable Logic and Applications (FPL '02), vol. 2438 of Lecture Notes in Computer Science, pp. 36–46, Montpellier, France, September 2002.
  22. IEEE Standard SystemC Language Reference Manual, http://www.systemc.org/.