Table of Contents
VLSI Design
Volume 2007, Article ID 28686, 10 pages
Research Article

On SPARC LEON-2 ISA Extensions Experiments for MPEG Encoding Acceleration

TIMA Laboratory, 46 Avenu Félix Viallet, Grenoble Cedex 38031, France

Received 31 October 2006; Revised 19 January 2007; Accepted 30 May 2007

Academic Editor: Wieslaw Kuzmicz

Copyright © 2007 P. Guironnet de Massas et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. D. Bistry, C. Delong, and M. Gutman et al., The Complete Guide to MMX Technology, McGraw-Hill, New York, NY, USA, 1997.
  2. M. Tremblay, J. M. O'Connor, V. Narayanan, and L. He, “VIS speeds new media processing,” IEEE Micro, vol. 16, no. 4, pp. 10–20, 1996. View at Publisher · View at Google Scholar
  3. P. Ranganathan, S. Adve, and N. P. Jouppi, “Performance of image and video processing with general-purpose processors and media ISA extensions,” in Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA '99), pp. 124–135, Atlanta, Ga, USA, May 1999.
  4. A. Wang, E. Killian, D. Maydan, and C. Rowen, “Hardware/software instruction set configurability for system-on-chip processors,” in Proceedings of the 38th Design Automation Conference (DAC '01), pp. 184–188, Las Vegas, Nev, USA, June 2001.
  5. R. Gonzalez, “Configurable and extensible processors change system design,” in Proceedings of 11th Hot Chips Symposium, Palo Alto, Calif, USA, August 1999.
  6. “Tensilica: Configurable and Standard Processor Cores for SOC Design,”
  7. S. Aditya, B. Ramakrishna Rau, and V. Kathail, “Automatic architectural synthesis of VLIW and EPIC processors,” in Proceedings of the 12th International Symposium on System Synthesis, pp. 107–113, San Jose, Calif, USA, November 1999. View at Publisher · View at Google Scholar
  8. P. Faraboschi, G. Brown, J. A. Fisher, G. Desoll, and F. Homewood, “Lx: a technology platform for customizable VLIW embedded processing,” in Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00), pp. 203–213, Vancouver, BC, Canada, June 2000.
  9. J. Becker and A. Thomas, “Scalable processor instruction set extension,” IEEE Design and Test of Computers, vol. 22, no. 2, pp. 136–148, 2005. View at Publisher · View at Google Scholar
  10. S. Tillich and J. Großschädl, “A simple architectural enhancement for fast and flexible elliptic curve cryptography over binary finite fields GF(2m),” in Proceedings of the 9th Asia-Pacific Conference on Advances in Computer Systems Architecture, vol. 3189 of LNCS, pp. 282–295, Beijing, China, September 2004.
  11. A. Artieri, “Nomadik: an MPSoC solution for advanced multimedia,” in Proceedings of the 5th International Forum on Application-Specific Multi-Processor SoC (MPSoC '05), Relais de Margaux, France, July 2005.
  12. “openSPARC,”
  13. “opencores,”
  14. “Gaisler Research,”
  15. “MicroBlaze Soft Processor Core,”
  16. “powerpc 405,”
  17. S. Yang and I. Verbauwhede, “A realtime, memory efficient fingerprint verification system,” in Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '04), vol. 5, pp. 189–192, Montreal, Que, Canada, May 2004.
  18. T. Bautista and A. Nunez, “Flexible design of SPARC cores: a quantitative study,” in Proceedings of the 7th International Workshop on Hardware/Software Codesign (CODES '99), pp. 43–47, Rome, Italy, May 1999. View at Publisher · View at Google Scholar
  19. J. Gaisler, “A portable and fault-tolerant microprocessor based on the SPARC V8 architecture,” in Proceedings of the International Conference on Dependable Systems and Networks (DNS '02), pp. 409–415, Washington, DC, USA, June 2002. View at Publisher · View at Google Scholar
  20. The SPARC Architecture Manual, version 8,
  21. S. Larsen and S. Amarasinghe, “Exploiting superword level parallelism with multimedia instruction sets,” in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '00), pp. 145–156, Vancouver, BC, Canada, June 2000. View at Publisher · View at Google Scholar
  22. J. Sklansky, “Conditional-sum addition logic,” IRE Transactions on Electronic Computers, vol. 9, no. 2, pp. 226–231, 1960.