Table of Contents
VLSI Design
Volume 2007, Article ID 58431, 7 pages
Research Article

A Video Specific Instruction Set Architecture for ASIP design

Institute of Microelectronics, Tsinghua University, Beijing 100084, China

Received 9 May 2007; Revised 2 August 2007; Accepted 14 September 2007

Academic Editor: Sheldon Tan

Copyright © 2007 Zheng Shen et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. I. Kuroda and T. Nishitani, “Multimedia processors,” Proceedings of the IEEE, vol. 86, no. 6, pp. 1203–1221, 1998. View at Google Scholar
  2. R. E. Gonzalez, “Xtensa: A Configurable and Extensible Processor,” IEEE Micro, vol. 20, no. 2, pp. 60–70, 2000. View at Google Scholar
  3. M. Gries and K. Keutzer, Building ASIPs: The MESCAL Methodology, Springer, New York, NY, USA, 2005.
  4. P. Ienne and R. Leupers, “Customizable Embedded Processor: Design Technologies and Applications,” in Elsevier Morgan Kaufmann, San Francisco, Calif, USA, 2006.
  5. K. Kucukcakar, “ASIP design methodology for embedded systems,” in Proceedings of the 7th International Workshop on Hardware/Software Codesign (CODES '99), pp. 17–21, May 1999.
  6. R. B. Lee, “Multimedia extensions for general-purpose processors,” in Proceedings of IEEE Workshop on Signal Processing Systems: Design and Implementation (SIPS '97), pp. 9–23, November 1997.
  7. SPRA018, Texas Instruments Inc.
  8. N. Seshan and W. Sites, “High velociTI processing,” IEEE Signal Processing Magazine, vol. 15, no. 2, pp. 86–101, 1998. View at Google Scholar
  9. J. T. J. van Eijndhoven, F. W. Sijstermans, K. A. Vissers et al., “TriMedia CPU64 architecture,” in Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '99), pp. 586–592, Austin, Tex, USA, October 1999.
  10. Intel MMX technology application notes, “Using MMX Instructions in a Fast iDCT Algorithm for MPEG Decoding,”
  11. PowerPC: Altivec Performance Table, 1997,
  12. R. Lee, “Effectiveness of the MAX-2 multimedia extensions for PA-RISC 2.0 processors,” in Hot Chips IX Symposium, pp. 135–148, Palo Alto, Calif, USA, August 1997.
  13. Y. Zhang, H. He, Z. Zhou, X. Yang, and Y. Sun, “A scalable DSP System for ASIP design,” in Proceedings of the 8th International Conference on Solid-State and Integrated Circuit Technology (ICSICT '06), San Francisco, Calif, USA, October 2006.
  14. H. Liao and A. Wolfe, “Available parallelism in video applications,” in Proceedings of the 13th Annual International Symposium on Microarchitecture, pp. 321–329, December 1997.
  15. Y. Zhang, H. He, and Y. Sun, “A New Register File Access Architecture for Software Pipelining in VLIW processors,” in Asia and South Pacific Design Automation Conference (ASPDAC), January 2005.
  16. W. Chen, C. Harrison, and S. C. Fralick, “A fast computational algorithm for the discrete cosine transform,” IEEE Transactions on Communications, vol. 25, no. 9, pp. 1004–1011, 1977. View at Google Scholar
  17. C. Loeffer, A. Ligtenberg, and G. S. Moschytz, “Practical fast 1-D DCT algorithms with 11 multiplications,” in Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '89), vol. 2, pp. 988–991, May 1989.