Table of Contents
VLSI Design
Volume 2007, Article ID 67019, 6 pages
http://dx.doi.org/10.1155/2007/67019
Research Article

Low-Power Built-In Self-Test Techniques for Embedded SRAMs

Department of Electronic Engineering, Fu Jen Catholic University, Taipei County 24205, Taiwan

Received 30 January 2007; Accepted 5 September 2007

Academic Editor: Bernard Courtois

Copyright © 2007 Shyue-Kung Lu et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Semiconductor Industry Association (SIA), “Int'l Technology Roadmap for Semiconductors,” 2003.
  2. M. Yoshimoto, K. Anami, and H. Shinohara et al., “A divided word-line structure in the static RAM and its application to a 64K full CMOS RAM,” IEEE Journal of Solid-State Circuits, vol. 18, no. 5, pp. 479–485, 1983. View at Publisher · View at Google Scholar
  3. A. Karandikar and K. K. Parhi, “Low power SRAM design using hierarchical divided bit-line approach,” in Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '98), pp. 82–88, Austin, Tex, USA, October 1998. View at Publisher · View at Google Scholar
  4. S. Bhattacharjee and D. K. Pradhan, “LPRAM: a novel low-power high-performance RAM design with testability and scalability,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 5, pp. 637–651, 2004. View at Publisher · View at Google Scholar
  5. S. Bhattacharjee and D. K. Pradhan, “A low power RAM design,” U.K. Patent filed, June 2003.
  6. C. Cheng, C.-T. Huang, J.-R. Huang, C.-W. Wu, C.-J. Wey, and M.-C. Tsai, “BRAINS: a BIST compiler for embedded memories,” in Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '00), pp. 299–307, Yamanashi, Japan, October 2000. View at Publisher · View at Google Scholar
  7. A. Benso, S. Di Carlo, G. Di Natale, P. Prinetto, and M. Lobetti Bodoni, “A programmable BIST architecture for clusters of multiple-port SRAMs,” in Proceedings of IEEE International Test Conference (ITC '00), pp. 557–566, Atlantic City, NJ, USA, October 2000. View at Publisher · View at Google Scholar
  8. A. Benso, S. Chiusano, G. Di Natale, and P. Prinetto, “An on-line BIST RAM architecture with self-repair capabilities,” IEEE Transactions on Reliability, vol. 51, no. 1, pp. 123–128, 2002. View at Publisher · View at Google Scholar
  9. M. Miyazaki, T. Yoneda, and H. Fujiwara, “A memory grouping method for sharing memory BIST logic,” in Proceedings of the Conference on Asia South Pacific Design Automation (ASP-DAC '06), pp. 671–676, Yokohama, Japan, January 2006. View at Publisher · View at Google Scholar
  10. P. Girard, “Survey of low-power testing of VLSI circuits,” IEEE Design & Test of Computers, vol. 19, no. 3, pp. 80–90, 2002. View at Publisher · View at Google Scholar
  11. P. Rosinger, B. M. Al-Hashimi, and N. Nicolici, “Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 7, pp. 1142–1153, 2004. View at Publisher · View at Google Scholar
  12. L. Dilillo, P. Rosinger, B. M. Al-Hashimi, and P. Girard, “Minimizing test power in SRAM through reduction of pre-charge activity,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '06), vol. 1, pp. 1159–1164, Munich, Germany, March 2006.
  13. H. Cheung and S. K. Gupta, “A BIST methodology for comprehensive testing of RAM with reduced heat dissipation,” in Proceedings of IEEE International Test Conference on Test and Design Validity, pp. 386–395, Washington, DC, USA, October 1996. View at Publisher · View at Google Scholar
  14. A. J. van de Goor, Testing Semiconductor Memories: Theory and Practice, COMTEX, Gouda, The Netherlands, 1998.
  15. L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, S. Borri, and M. Hage-Hassan, “Efficient March test procedure for dynamic read destructive fault detection in SRAM memories,” Journal of Electronic Testing: Theory and Applications, vol. 21, no. 5, pp. 551–561, 2005. View at Publisher · View at Google Scholar