Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2007, Article ID 68432, 16 pages
http://dx.doi.org/10.1155/2007/68432
Research Article

A Unified Approach to Mapping and Routing on a Network-on-Chip for Both Best-Effort and Guaranteed Service Traffic

1Department of Electrical Engineering, Eindhoven University of Technology, MB Eindhoven 5600, The Netherlands
2Computer Engineering, Faculty of Electrical Engineering, Mathematics and Computer Science, Delft University of Technology, GA Delft 2600, The Netherlands
3SOC Architectures and Infrastructure, Research, NXP Semiconductors, AE Eindhoven 5656, The Netherlands

Received 15 October 2006; Accepted 4 March 2007

Academic Editor: Davide Bertozzi

Copyright © 2007 Andreas Hansson et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [69 citations]

The following is the list of published articles that have cited the current article.

  • Faizal Arya Samman, “Network-on-chip with guaranteed-bandwidth data communication service,” 2016 International Conference on Computational Intelligence and Cybernetics, pp. 79–84, . View at Publisher · View at Google Scholar
  • A. Yu. Romanov, and I. I. Romanova, “Use of irregular topologies for the synthesis of networks-on-chip,” 2015 IEEE 35th International Conference on Electronics and Nanotechnology (ELNANO), pp. 445–449, . View at Publisher · View at Google Scholar
  • Krishan Kumar Paliwal, M.S. Gaur, Vijai Laxmi, and Vijay Janyani, “Performance Analysis of Guaranteed Throughput and Best Effort Traffic in Network-on-Chip under Different Traffic Scenario,” 2009 International Conference on Future Networks, pp. 74–78, . View at Publisher · View at Google Scholar
  • Alireza Monemi, Chia Yee Ooi, Maurizio Palesi, and Muhammad Nadzir Marsono, “Low latency network-on-chip router using static straight allocator,” 2016 3rd International Conference on Information Technology, Computer, and Electrical Engineering (ICITACEE), pp. 2–9, . View at Publisher · View at Google Scholar
  • S. Umamaheswari, K. Indu Kirthiga, B. S. Abinaya, and D. Ashwin, “Cost aware task scheduling and core mapping on Network-on-Chip topology using Firefly algorithm,” 2013 International Conference on Recent Trends in Information Technology (ICRTIT), pp. 657–662, . View at Publisher · View at Google Scholar
  • Rasmus Bo Sorensen, Jens Sparso, Mark Ruvald Pedersen, and Jaspur Hojgaard, “A Metaheuristic Scheduler for Time Division Multiplexed Networks-on-Chip,” 2014 IEEE 17th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, pp. 309–316, . View at Publisher · View at Google Scholar
  • Kwai Hung Mo, Yaoyao Ye, Xiaowen Wu, Wei Zhang, Weichen Liu, and Jiang Xu, “A Hierarchical Hybrid Optical-Electronic Network-on-Chip,” 2010 IEEE Computer Society Annual Symposium on VLSI, pp. 327–332, . View at Publisher · View at Google Scholar
  • Pavel Ghosh, Arunabha Sen, and Alexander Hall, “Energy efficient application mapping to NoC processing elements operating at multiple voltage levels,” pp. 80–85, . View at Publisher · View at Google Scholar
  • Amirali Habibi, Mouhammad Arjomand, and Hamid Sarbazi-Azad, “Multicast-Aware Mapping Algorithm for On-chip Networks,” 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing, pp. 455–462, . View at Publisher · View at Google Scholar
  • Benny Akesson, Anna Minaeva, Premysl Sucha, Andrew Nelson, and Zdenek Hanzalek, “An efficient configuration methodology for time-division multiplexed single resources,” 21st IEEE Real-Time and Embedded Technology and Applications Symposium, pp. 161–171, . View at Publisher · View at Google Scholar
  • Radu Marculescu, and Paul Bogdan, “The Chip is the network: Toward a science of network-on-chip design,” Foundations and Trends in Electronic Design Automation, vol. 2, no. 4, pp. 371–461, 2007. View at Publisher · View at Google Scholar
  • Andreas Hansson, and Kees Goossens, “Trade-offs in the configuration of a network on chip for multiple use-cases,” Proceedings - NOCS 2007: First International Symposium on Networks-on-Chip, pp. 233–242, 2007. View at Publisher · View at Google Scholar
  • Kees Goossens, Martijn Bennebroek, Jae Young Hur, and Muhammad Aqeel Wahlah, “Hardwired networks on chip in FPGAs to unify functional and configuration interconnects,” Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008, pp. 45–54, 2008. View at Publisher · View at Google Scholar
  • Palest, Longos, Signorino, Holsmark, Kumar, and Catania, “Design of bandwidth aware and congestion avoiding efficient routing algorithms for networks-on-chip platforms,” Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008, pp. 97–106, 2008. View at Publisher · View at Google Scholar
  • M. Palesi, R. Holsmark, S. Kumar, and V. Catania, “Application Specific Routing Algorithms for Networks on Chip,” IEEE Transactions on Parallel and Distributed Systems, vol. 20, no. 3, pp. 316–330, 2009. View at Publisher · View at Google Scholar
  • Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, and Yatin Hoskote, “Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, pp. 3–21, 2009. View at Publisher · View at Google Scholar
  • Somasundaram, and Juha Plosila, “Multi-dimensional routing algorithms for congestion minimization in network-on-chip,” 2009 Norchip, 2009. View at Publisher · View at Google Scholar
  • Muhammad Aqeel Wahlah, and Kees Goossens, “Modeling reconfiguration in a FPGA with a hardwired network on chip,” IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium, 2009. View at Publisher · View at Google Scholar
  • Ivan Beretta, Vincenzo Rana, David Atienza, Marco D. Santambrogio, and Donatella Sciuto, “Run-time mapping for dynamically-added applications in reconfigurable embedded systems,” Proceedings of the International Conference on Microelectronics, ICM, pp. 157–160, 2009. View at Publisher · View at Google Scholar
  • Krishan Kumar Paliwal, Jinesh Shaji George, Navaneeth Rameshan, Vijay Laxmi, Gaur, Vijay Janyani, and Narasimhan, “Implementation of qos aware q-routing algorithm for network-on-chip,” Communications in Computer and Information Science, vol. 40, pp. 370–380, 2009. View at Publisher · View at Google Scholar
  • Ardy Van Den Berg, Pengwei Ren, Erik Jan Marinissen, Georgi Gaydadjiev, and Kees Goossens, “Bandwidth analysis of functional interconnects used as test access mechanism,” Journal of Electronic Testing: Theory and Applications (JETTA), vol. 26, no. 4, pp. 453–464, 2010. View at Publisher · View at Google Scholar
  • Choonseung Lee, Sungchan Kim, and Soonhoi Ha, “A systematic design space exploration of MPSoC based on synchronous data flow specification,” Journal of Signal Processing Systems, vol. 58, no. 2, pp. 193–213, 2010. View at Publisher · View at Google Scholar
  • Ivan Beretta, Vincenzo Rana, David Atienza, and Donatella Sciuto, “Run-time mapping of applications on FPGA-based reconfigurable systems,” ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, pp. 3329–3332, 2010. View at Publisher · View at Google Scholar
  • Zongliang ZhuanSun, Keqiu Li, and Yanming Shen, “An efficient adaptive routing algorithm for application-specific network-on-chip,” Proceedings - 3rd International Symposium on Parallel Architectures, Algorithms and Programming, PAAP 2010, pp. 333–338, 2010. View at Publisher · View at Google Scholar
  • Wen-Chung Tsai, Kuo-Chih Chu, Sao-Jie Chen, and Yu-Hen Hu, “TM-FAR: Turn-model based fully adaptive routing for networks on chip,” Proceedings of the 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC 2010, pp. 19–24, 2010. View at Publisher · View at Google Scholar
  • Vitor de Paulo, and Cristinel Ababei, “3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans,” International Journal of Reconfigurable Computing, vol. 2010, pp. 1–12, 2010. View at Publisher · View at Google Scholar
  • Ivan Beretta, Vincenzo Rana, David Atienza, and Donatella Sciuto, “A mapping flow for dynamically reconfigurable multi-core system-on-chip design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 8, pp. 1211–1224, 2011. View at Publisher · View at Google Scholar
  • R. Stefan, and K. Goossens, “A TDM slot allocation flow based on multipath routing in NoCs,” Microprocessors and Microsystems, vol. 35, no. 2, pp. 130–138, 2011. View at Publisher · View at Google Scholar
  • Nicola Concer, Andrea Vesco, Riccardo Scopigno, and Luca P. Carloni, “A dynamic and distributed TDM slot-scheduling protocol for QoS-oriented networks-on-chip,” Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 31–38, 2011. View at Publisher · View at Google Scholar
  • Muhammad Aqeel Wahlah, and Kees Goossens, “PUMA: Placement unification with mapping and guaranteed throughput allocation on an FPGA using a hardwired NoC,” Proceedings - 2011 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011, pp. 88–96, 2011. View at Publisher · View at Google Scholar
  • Muhammad Aqeel Wahlah, and Kees Goossens, “A non-intrusive online FPGA test scheme using a hardwired network on chip,” Proceedings - 2011 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011, pp. 351–359, 2011. View at Publisher · View at Google Scholar
  • Radu Stefan, and Kees Goossens, “An improved algorithm for slot selection in the Æthereal network-on-chip,” ACM International Conference Proceeding Series, pp. 7–10, 2011. View at Publisher · View at Google Scholar
  • Radu Stefan, and Kees Goossens, “Multi-path routing in time-division-multiplexed networks on chip,” Proceedings - 17th IFIP International Conference on Very Large Scale Integration, VLSI-SoC 2009, pp. 109–114, 2011. View at Publisher · View at Google Scholar
  • Guang Sun, Depeng Jin, Lieguang Zeng, Shijun Lin, Yong Li, Li Su, and Yuanyuan Zhang, “Performance-aware hybrid algorithm for mapping IPS onto mesh-based network on chip,” IEICE Transactions on Information and Systems, vol. E94-D, no. 5, pp. 1000–1007, 2011. View at Publisher · View at Google Scholar
  • Seungju Lee, Masao Yanagisawa, and Nozomu Togawa, “A locality-aware hybrid NoC configuration algorithm utilizing the communication volume among IP cores,” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E95-A, no. 9, pp. 1538–1549, 2012. View at Publisher · View at Google Scholar
  • Wen-Chung Tsai, Kuo-Chih Chu, Yu-Hen Hu, and Sao-Jie Chen, “Non-minimal, turn-model based NoC routing,” Microprocessors and Microsystems, 2012. View at Publisher · View at Google Scholar
  • K. Somasundaram, and Juha Plosila, “Deadlock Free Routing Algorithm for Minimizing Data Packet Transmission in Network on Chip,” International Journal of Embedded and Real-Time Communication Systems, vol. 3, no. 1, pp. 70–81, 2012. View at Publisher · View at Google Scholar
  • Alexander Shpiner, Erez Kantor, Pu Li, Israel Cidon, and Isaac Keslassy, “On the capacity of bufferless Networks-on-Chip,” 2012 50th Annual Allerton Conference on Communication, Control, and Computing, Allerton 2012, pp. 770–777, 2012. View at Publisher · View at Google Scholar
  • Radu Stefan, Ashkan Beyranvand Nejad, and Kees Goossens, “Online allocation for contention-free-routing NoCs,” ACM International Conference Proceeding Series, pp. 13–16, 2012. View at Publisher · View at Google Scholar
  • Martin Schoeberl, Florian Brandner, Jens Sparsø, and Evangelia Kasapaki, “A statically scheduled time-division-multiplexed network-on-chip for real-time systems,” Proceedings of the 2012 6th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2012, pp. 152–160, 2012. View at Publisher · View at Google Scholar
  • Faizal Arya Samman, “Runtime Connection-Oriented Guaranteed-Bandwidth Network-on-Chip with Extra Multicast Communication Service,” Microprocessors and Microsystems, 2013. View at Publisher · View at Google Scholar
  • A. Mahabadi, S.M. Zahedi, and A. Khonsari, “Reliable energy-aware application mapping and voltage–frequency island partitioning for GALS-based NoC,” Journal of Computer and System Sciences, vol. 79, no. 4, pp. 457–474, 2013. View at Publisher · View at Google Scholar
  • Mohammad Arjomand, S. Hamid Amiri, and Hamid Sarbazi-Azad, “Efficient genetic based topological mapping using analytical models for on-chip networks,” Journal of Computer and System Sciences, vol. 79, no. 4, pp. 492–513, 2013. View at Publisher · View at Google Scholar
  • Muhammad Aqeel Wahlah, and Kees Goossens, “TeMNOT: A test methodology for the non-intrusive online testing of FPGA with hardwired network on chip,” Microprocessors and Microsystems, vol. 37, no. 2, pp. 129–146, 2013. View at Publisher · View at Google Scholar
  • Ciprian Radu, Md. Shahriar Mahbub, and Lucian Vintan, “Developing Domain-Knowledge Evolutionary Algorithms for Network-on-Chip Application Mapping,” Microprocessors and Microsystems, vol. 37, no. 1, pp. 65–78, 2013. View at Publisher · View at Google Scholar
  • Umit Y. Ogras, and Radu Marculescu, “Literature survey,” Lecture Notes in Electrical Engineering, vol. 184, pp. 9–32, 2013. View at Publisher · View at Google Scholar
  • Radu Marculescu, and Umit Y. Ogras, “Target NoC platform,” Lecture Notes in Electrical Engineering, vol. 184, pp. 39–47, 2013. View at Publisher · View at Google Scholar
  • Usman Mazhar Mirza, Flavius Gruian, and Krzysztof Kuchcinski, “Design space exploration for streaming applications on multiprocessors with guaranteed service NoC,” ACM International Conference Proceeding Series, pp. 35–40, 2013. View at Publisher · View at Google Scholar
  • K. Somasundaram, Juha Plosila, and N. Viswanathan, “Deadlock free routing algorithm for minimizing congestion in a Hamiltonian connected recursive 3D-NoCs,” Microelectronics Journal, vol. 45, no. 8, pp. 989–1000, 2014. View at Publisher · View at Google Scholar
  • Usman Mazhar Mirza, Flavius Gruian, and Krzysztof Kuchcinski, “Mapping streaming applications on multiprocessors with time-division-multiplexed network-on-chip,” Computers & Electrical Engineering, 2014. View at Publisher · View at Google Scholar
  • Jörg Mische, and Theo Ungerer, “Guaranteed Service independent of the task placement in NoCs with torus topology,” ACM International Conference Proceeding Series, vol. 08-10-, pp. 151–160, 2014. View at Publisher · View at Google Scholar
  • Radu Andrei Stefan, Anca Molnos, and Kees Goossens, “DAElite: A TDM NoC supporting QoS, multicast, and fast connection Set-Up,” IEEE Transactions on Computers, vol. 63, no. 3, pp. 583–594, 2014. View at Publisher · View at Google Scholar
  • Alessandro Cilardo, Edoardo Fusella, Luca Gallo, and Antonino Mazzeo, “Exploiting concurrency for the automated synthesis of MPSoC interconnects,” ACM Transactions on Embedded Computing Systems, vol. 14, no. 3, 2015. View at Publisher · View at Google Scholar
  • Alexander Shpiner, Erez Kantor, Pu Li, Israel Cidon, and Isaac Keslassy, “On the capacity of bufferless networks-on-chip,” IEEE Transactions on Parallel and Distributed Systems, vol. 26, no. 2, pp. 492–506, 2015. View at Publisher · View at Google Scholar
  • Anna Minaeva, Přemysl Šůcha, Benny Akesson, and Zdeněk Hanzálek, “Scalable and Efficient Configuration of Time-Division Multiplexed Resources,” Journal of Systems and Software, 2015. View at Publisher · View at Google Scholar
  • Lopamudra Baruah, Adesh Kumar, and Amit Sabu, “Rotator on Chip (RoC) design based on ring topological NoC,” Procedia Computer Science, vol. 45, no. C, pp. 540–548, 2015. View at Publisher · View at Google Scholar
  • Piyush Kuchhal, Adesh Kumar, and Sonal Singhal, “Secured Network on Chip (NoC) architecture and routing with modified tacit cryptographic technique,” Procedia Computer Science, vol. 48, no. C, pp. 158–165, 2015. View at Publisher · View at Google Scholar
  • Akram Ben Ahmed, Hiroki Matsutani, Michihiro Koibuchi, Kimiyoshi Usami, and Hideharu Amano, “Multi-voltage variable pipeline routers with the same clock frequency for low-power network-on-chips systems,” IEICE Transactions on Electronics, vol. E99C, no. 8, pp. 909–917, 2016. View at Publisher · View at Google Scholar
  • Anastasios Psarras, Junghee Lee, Ioannis Seitanidis, Chrysostomos Nicopoulos, and Giorgos Dimitrakopoulos, “PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, no. 5, pp. 844–857, 2016. View at Publisher · View at Google Scholar
  • Edoardo Fusella, and Alessandro Cilardo, “Minimizing Power Loss in Optical Networks-on-Chip through Application-Specific Mapping,” Microprocessors and Microsystems, 2016. View at Publisher · View at Google Scholar
  • Salma Hesham, Diana Gohringer, Ali Ahmed, Mohamed Abd El Ghany, and Klaus Hofmann, “Online bicast allocation algorithm for contention-free-routing NoCs,” Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, vol. 2016-, pp. 324–327, 2016. View at Publisher · View at Google Scholar
  • Edoardo Fusella, and Alessandro Cilardo, “Crosstalk-Aware Automated Mapping for Optical Networks-on-Chip,” ACM Transactions on Embedded Computing Systems, vol. 16, no. 1, pp. 1–26, 2016. View at Publisher · View at Google Scholar
  • Alireza Monemi, Jia Wei Tang, Maurizio Palesi, and Muhammad N. Marsono, “ProNoC: A Low Latency Network-on-Chip based Many-Core System-on-Chip Prototyping Platform,” Microprocessors and Microsystems, 2017. View at Publisher · View at Google Scholar
  • Salma Hesham, Jens Rettkowski, Diana Goehringer, and Mohamed A. Abd El Ghany, “Survey on Real-Time Networks-on-Chip,” IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 5, pp. 1500–1517, 2017. View at Publisher · View at Google Scholar
  • Konstantin Berestizshevsky, Guy Even, Yaniv Fais, and Jonatan Ostrometzky, “SDNoC: Software Defined Network on a Chip,” Microprocessors and Microsystems, 2017. View at Publisher · View at Google Scholar
  • Zongliang ZhuanSun, Keqiu Li, and Guolong Chen, “Multipath routing algorithm for application-specific wormhole NoCs,” Concurrency and Computation: Practice and Experience, pp. e4027, 2017. View at Publisher · View at Google Scholar
  • Muhammad Athar Javed Sethi, Fawnizu Azmadi Hussin, and Nor Hisham Hamid, “Review of network on chip architectures,” Recent Advances in Electrical and Electronic Engineering, vol. 10, no. 1, pp. 4–29, 2017. View at Publisher · View at Google Scholar
  • Arpit Jain, Alok Kumar Gahlot, Rakesh Dwivedi, Adesh Kumar, and Sanjeev Kumar Sharma, “Fat Tree NoC Design and Synthesis,” Intelligent Communication, Control and Devices, vol. 624, pp. 1749–1756, 2018. View at Publisher · View at Google Scholar
  • Adesh Kumar, Paawan Sharma, Mukul Kumar Gupta, and Roushan Kumar, “Machine Learning Based Resource Utilization and Pre-estimation for Network on Chip (NoC) Communication,” Wireless Personal Communications, 2018. View at Publisher · View at Google Scholar