Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2007, Article ID 71974, 13 pages
http://dx.doi.org/10.1155/2007/71974
Research Article

Low-Power Fully Integrated CMOS DTV Tuner Front-End for ATSC Terrestrial Broadcasting

Analog and Mixed Signal Center, Department of Electrical and Computer Engineering, Texas A&M University, College Station 77843-3128, TX, USA

Received 7 September 2006; Revised 15 December 2006; Accepted 19 December 2006

Academic Editor: Adoracion Rueda

Copyright © 2007 Jianhong Xiao et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. United States Advanced Television Systems Committee, “ATSC Digital Television Standard,” September 1995.
  2. I. Mehr, S. Rose, and S. Nesterenko et al., “A dual-conversion tuner for multi-standard terrestrial and cable reception,” in IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 340–343, Kyoto, Japan, June 2005. View at Publisher · View at Google Scholar
  3. L. Connell, N. Hollenbeck, and M. Bushman et al., “A CMOS broadband tuner IC,” in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC '02), pp. 400–401, San Francisco, Calif, USA, February 2002.
  4. N. Scheinberg, R. Michels, and V. Fedoroff et al., “A GaAs up converter integrated circuit for a double conversion cable TV “set-top” tuner,” IEEE Journal of Solid-State Circuits, vol. 29, no. 6, pp. 688–692, 1994. View at Publisher · View at Google Scholar
  5. L. Der and B. Razavi, “A 2-GHz CMOS image-reject receiver with LMS calibration,” IEEE Journal of Solid-State Circuits, vol. 38, no. 2, pp. 167–175, 2003. View at Publisher · View at Google Scholar
  6. J. van Sinderen, F. Seneschal, and E. Stikvoort et al., “A 48-860MHz digital cable tuner IC with integrated RF and IF selectivity,” in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC '03), pp. 444–506, San Francisco, Calif, USA, February 2003.
  7. J. Crols and M. S. J. Steyaert, “A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology,” IEEE Journal of Solid-State Circuits, vol. 30, no. 12, pp. 1483–1492, 1995. View at Publisher · View at Google Scholar
  8. F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, “CMOS mixers and polyphase filters for large image rejection,” IEEE Journal of Solid-State Circuits, vol. 36, no. 6, pp. 873–887, 2001. View at Publisher · View at Google Scholar
  9. M. Dawkins, A. P. Burdett, and N. Cowley, “A single-chip tuner for DVB-T,” IEEE Journal of Solid-State Circuits, vol. 38, no. 8, pp. 1307–1317, 2003. View at Publisher · View at Google Scholar
  10. D. Saias, F. Montaudon, and E. Andre et al., “A 0.12um CMOS DVB-T tuner,” in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC '05), pp. 430–431, San Francisco, Calif, USA, February 2005.
  11. S. Azuma, H. Kawamura, and S. Kawama et al., “A digital terrestrial television (ISDB-T) tuner for mobile applications,” in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC '04), vol. 1, pp. 278–279, San Francisco, Calif, USA, February 2004. View at Publisher · View at Google Scholar
  12. B. Razavi, RF Microelectronics, Prentice-Hall PTR, Englewood Cliffs, NJ, USA, 1997.
  13. H. Ma, S. J. Fang, F. Lin, and H. Nakamura, “Novel active differential phase splitters in RFIC for wireless applications,” IEEE Transactions on Microwave Theory and Techniques, vol. 46, no. 12, part 2, pp. 2597–2603, 1998. View at Publisher · View at Google Scholar
  14. M. S. J. Steyaert, J. Janssens, B. De Muer, M. Borremans, and N. Itoh, “A 2-V CMOS cellular transceiver front-end,” IEEE Journal of Solid-State Circuits, vol. 35, no. 12, pp. 1895–1907, 2000. View at Publisher · View at Google Scholar
  15. C.-Y. Chou and C.-Y. Wu, “The design of wideband and low-power CMOS active polyphase filter and its application in RF double-quadrature receivers,” IEEE Transactions on Circuits and Systems I, vol. 52, no. 5, pp. 825–833, 2005. View at Publisher · View at Google Scholar
  16. J. Crols and M. S. J. Steyaert, “A 1.5 GHz highly linear CMOS downconversion mixer,” IEEE Journal of Solid-State Circuits, vol. 30, no. 7, pp. 736–742, 1995. View at Publisher · View at Google Scholar
  17. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill Higher Education, New York, NY, USA, International edition, 2001.
  18. A. N. Mohieldin, E. Sánchez-Sinencio, and J. Silva-Martinez, “A 2.7-V 1.8-GHz fourth-order tunable LC bandpass filter based on emulation of magnetically coupled resonators,” IEEE Journal of Solid-State Circuits, vol. 38, no. 7, pp. 1172–1181, 2003. View at Publisher · View at Google Scholar