Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2007, Article ID 94676, 13 pages
http://dx.doi.org/10.1155/2007/94676
Research Article

Online Reconfigurable Self-Timed Links for Fault Tolerant NoC

1Turku Centre for Computer Science (TUCS), Joukahaisenkatu 3–5 B, Turku 20520, Finland
2Department of Information Technology, University of Turku, Turku 20014, Finland
3Research Council for Natural Sciences and Engineering, Academy of Finland, Helsinki 00501, Finland

Received 15 October 2006; Accepted 4 March 2007

Academic Editor: Davide Bertozzi

Copyright © 2007 Teijo Lehtonen et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [80 citations]

The following is the list of published articles that have cited the current article.

  • Fatemeh Refan, Parisa Kabiri, Homa Alemzadeh, Paolo Prinetto, and Zainalabedin Navabi, “Application specific configuration of a fault-tolerant NoC architecture,” 2008 11th International Biennial Baltic Electronics Conference, pp. 179–182, . View at Publisher · View at Google Scholar
  • N Onizawa, A Matsumoto, and T Hanyu, “Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring,” 2011 Design, Automation & Test in Europe, pp. 1–6, . View at Publisher · View at Google Scholar
  • Syed Rameez Naqvi, Varadan Savulimedu Veeravalli, and Andreas Steininger, “Protecting an Asynchronous NoC against Transient Channel Faults,” 2012 15th Euromicro Conference on Digital System Design, pp. 264–271, . View at Publisher · View at Google Scholar
  • Anelise Kologeski, Caroline Concatto, Luigi Carro, and Fernanda Lima Kastensmidt, “Improving Reliability in NoCs by Application-Specific Mapping Combined with Adaptive Fault-Tolerant Method in the Links,” 2011 Sixteenth IEEE European Test Symposium, pp. 123–128, . View at Publisher · View at Google Scholar
  • Cristinel Ababei, and Rajendra Katti, “Achieving network on chip fault tolerance by adaptive remapping,” 2009 IEEE International Symposium on Parallel & Distributed Processing, pp. 1–4, . View at Publisher · View at Google Scholar
  • Matheus Braga, Erika Cota, Fernanda Lima Kastensmidt, and Marcelo Lubaszewski, “Efficiently using data splitting and retransmission to tolerate faults in networks-on-chip interconnects,” Proceedings of 2010 IEEE International Symposium on Circuits and Systems, pp. 4101–4104, . View at Publisher · View at Google Scholar
  • Anelise Kologeski, Caroline Concatto, Luigi Carro, and Fernanda Lima Kastensmidt, “Adaptive approach to tolerate multiple faulty links in Network-on-Chip,” 2011 12th Latin American Test Workshop (LATW), pp. 1–6, . View at Publisher · View at Google Scholar
  • Changlin Chen, Ye Lu, and Sorin D. Cotofana, “A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip,” 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, pp. 124–131, . View at Publisher · View at Google Scholar
  • Tsotne Putkaradze, Siavoosh Payandeh Azad, Behrad Niazmand, Jaan Raik, and Gert Jervan, “Fault-resilient NoC router with transparent resource allocation,” 2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp. 1–8, . View at Publisher · View at Google Scholar
  • Pengzhan Yan, Shixiong Jiang, and Ramalingam Sridhar, “A novel fault-tolerant router architecture for network-on-chip reconfiguration,” 2015 28th IEEE International System-on-Chip Conference (SOCC), pp. 292–297, . View at Publisher · View at Google Scholar
  • Azeez Sanusi, and Magdy A. Bayoumi, “Smart-flooding: A novel scheme for fault-tolerant NoCs,” 2009 IEEE International SOC Conference (SOCC), pp. 259–262, . View at Publisher · View at Google Scholar
  • Anelise Kologeski, Caroline Concatto, Fernanda Lima Kastensmidt, and Luigi Carro, “ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections,” 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC), pp. 24–29, . View at Publisher · View at Google Scholar
  • Anelise Kologeski, Caroline Concatto, Fernanda Lima Kastensmidt, and Luigi Carro, “ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections,” 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC), pp. 24–29, . View at Publisher · View at Google Scholar
  • Ronaldo T. P. Milfont, Rafael G. Mota, João M. Ferreira, Paulo C. Cortez, César Marcon, Daniel A. B. Tavares, and Jarbas A. N. Silveira, “Latency reduction of fault-tolerant NoCs by employing multiple paths,” Proceedings of the 30th Symposium on Integrated Circuits and Systems Design Chip on the Sands - SBCCI '17, pp. 72–78, . View at Publisher · View at Google Scholar
  • Bo Fu, and Paul Ampadu, “An Energy-Efficient Multiwire Error Control Scheme for Reliable On-Chip Interconnects Using Hamming Product Codes,” VLSI Design, vol. 2008, pp. 1–14, 2008. View at Publisher · View at Google Scholar
  • Simon Ogg, Bashir Al-Hashimi, and Alex Yakovlev, “Asynchronous transient resilient links for NoC,” Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008, pp. 209–214, 2008. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Configurable error correction for multi-wire errors in switch-to-switch SOC links,” 2008 IEEE International SOC Conference, SOCC, pp. 71–74, 2008. View at Publisher · View at Google Scholar
  • Alexander Wei Yin, Liang Guang, Pekka Rantala, Pasi Liljeberg, Jouni Isoaho, and Hannu Tenhunen, “Hierarchical agent monitoring NoCs: A design methodology with scalability and variability,” Norchip - 26th Norchip Conference, Formal Proceedings, pp. 202–207, 2008. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Adaptive error control for reliable systems-on-chip,” Proceedings - IEEE International Symposium on Circuits and Systems, pp. 832–835, 2008. View at Publisher · View at Google Scholar
  • Fatemeh Refan, Homa Alemzadeh, Saeed Safari, Paolo Prinetto, and Zainalabedin Navabipp. 207–212, 2008. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Adaptive error control for NoC switch-to-switch links in a variable noise environment,” Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 352–360, 2008. View at Publisher · View at Google Scholar
  • Nunez-Yanez, Edwards, and Coppola, “Adaptive routing strategies for fault-tolerant on-chip networks in dynamically reconfigurable systems,” IET Computers and Digital Techniques, vol. 2, no. 3, pp. 184–198, 2008. View at Publisher · View at Google Scholar
  • Yu, and Ampadu, “Adaptive error control for nanometer scale network-on-chip links,” IET Computers and Digital Techniques, vol. 3, no. 6, pp. 643–659, 2009. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Dual-layer cooperative error control for reliable nanoscale networks-on-chip,” Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 431–439, 2009. View at Publisher · View at Google Scholar
  • Alexander Wei Yin, Liang Guang, Pasi Liljeberg, Pekka Rantala, Ethiopia Nigussie, Jouni Isoaho, and Hannu Tenhunen, “Hierarchical agent based NoC with dynamic online services,” 2009 4th IEEE Conference on Industrial Electronics and Applications, ICIEA 2009, pp. 434–439, 2009. View at Publisher · View at Google Scholar
  • Teijo Lehtonen, Pasi Liljeberg, and Juha Plosila, “Fault tolerant distributed routing algorithms for mesh networks-on-chip,” 2009 International Symposium on Signals, Circuits and Systems, ISSCS 2009, 2009. View at Publisher · View at Google Scholar
  • Carles Hernández, Federico Silla, Vicente Santonja, and José Duato, “A new mechanism to deal with process variability in NoC links,” IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium, 2009. View at Publisher · View at Google Scholar
  • Liang Guang, Ethiopia Nigussie, Jouni Isoaho, Pekka Rantala, and Hannu Tenhunen, “Interconnection alternatives for hierarchical monitoring communication in parallel SoCs,” Microprocessors and Microsystems, vol. 34, no. 5, pp. 118–128, 2010. View at Publisher · View at Google Scholar
  • B. Fu, and P. Ampadu, “Error control combining Hamming and product codes for energy efficient nanoscale on-chip interconnects,” Iet Computers And Digital Techniques, vol. 4, no. 3, pp. 251–261, 2010. View at Publisher · View at Google Scholar
  • Melouki, Srivastava, and Al-Hashimi, “Fault-tolerance techniques for hybrid CMOS/nanoarchitecture,” IET Computers and Digital Techniques, vol. 4, no. 3, pp. 240–250, 2010. View at Publisher · View at Google Scholar
  • Teijo Lehtonen, David Wolpert, Pasi Liljeberg, Juha Plosila, and Paul Ampadu, “Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 4, pp. 527–540, 2010. View at Publisher · View at Google Scholar
  • Maurizio Palesi, Shashi Kumar, and Vincenzo Catania, “Leveraging partially faulty links usage for enhancing yield and performance in networks-on-chip,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 3, pp. 426–440, 2010. View at Publisher · View at Google Scholar
  • Ethiopia Nigussie, Pekka Rantala, Jouni Isoaho, Liang Guang, and Hannu Tenhunen, “Hierarchical agent monitoring design approach towards self-aware parallel systems-on-chip,” Transactions on Embedded Computing Systems, vol. 9, no. 3, 2010. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “A Flexible Parallel Simulator for Networks-on-Chip With Error Control,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 1, pp. 103–116, 2010. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Transient and permanent error co-management method for reliable Networks-on-Chip,” NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip, pp. 145–154, 2010. View at Publisher · View at Google Scholar
  • Vladimir Pasca, Lorena Anghel, Claudia Rusu, and Mounir Benabdenbi, “Configurable serial fault-tolerant link for communication in 3D integrated systems,” Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, IOLTS 2010, pp. 115–120, 2010. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “A Dual-Layer Method for Transient and Permanent Error Co-Management in NoC Links,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 58, no. 1, pp. 36–40, 2011. View at Publisher · View at Google Scholar
  • Jacques Henri Collet, Ahmed Louri, Vivek Tulsidas Bhat, and Pavan Poluri, “ROBUST: A new self-healing fault-tolerant NoC router,” ACM International Conference Proceeding Series, pp. 11–16, 2011. View at Publisher · View at Google Scholar
  • Hamed S. Kia, and Cristinel Ababei, “Improving fault tolerance of network-on-chip links via minimal redundancy and reconfiguration,” Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011, pp. 363–368, 2011. View at Publisher · View at Google Scholar
  • Ćedric Killian, Camel Tanougast, Abbas Dandache, Mohamed Frihi, and Salah Toumi, “A dependable and dynamic network on chip suitable for FPGA-based reconfigurable systems,” 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip, ReCoSoC 2011 - Proceedings, 2011. View at Publisher · View at Google Scholar
  • Leandro Fiorin, Laura Micconi, and Mariagiovanna Sami, “Design of fault tolerant Network Interfaces for NoCs,” Proceedings - 2011 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011, pp. 393–400, 2011. View at Publisher · View at Google Scholar
  • Ka Lok Man, Karthik Yedluri, Hemangee K. Kapoor, Chi-Un Lei, Eng Gee Lim, and Jieming Ma, “Highly Resilient Minimal Path Routing Algorithm for Fault Tolerant Network- on-Chips,” Ceis 2011, vol. 15, 2011. View at Publisher · View at Google Scholar
  • Bo Fu, and Paul Ampaduvol. 9781441993137, pp. 1–151, 2012. View at Publisher · View at Google Scholar
  • Érika Cota, Alexandre De Morais Amory, and Marcelo Soares Lubaszewskipp. 1–209, 2012. View at Publisher · View at Google Scholar
  • Amr Helmy, and Alaa R. Alameldeen, “Redundancy and ECC mechanisms to improve energy efficiency of on-die interconnects,” 2012 International Conference on Energy Aware Computing, ICEAC 2012, 2012. View at Publisher · View at Google Scholar
  • Syed M.A.H. Jafri, Liang Guang, Ahmed Hemani, Kolin Paul, Juha Plosila, and Hannu Tenhunen, “Energy-aware fault-tolerant network-on-chips for addressing multiple traffic classes,” Proceedings - 15th Euromicro Conference on Digital System Design, DSD 2012, pp. 242–249, 2012. View at Publisher · View at Google Scholar
  • Meilin Zhang, Qiaoyan Yu, and Paul Ampadu, “Fine-grained splitting methods to address permanent errors in Network-on-Chip links,” ISCAS 2012 - 2012 IEEE International Symposium on Circuits and Systems, pp. 2717–2720, 2012. View at Publisher · View at Google Scholar
  • Wen-Chung Tsai, Ying-Cherng Lan, Yu-Hen Hu, and Sao-Jie Chen, “Networks on Chips: Structure and Design Methodologies,” Journal of Electrical and Computer Engineering, vol. 2012, pp. 1–15, 2012. View at Publisher · View at Google Scholar
  • Naoya Onizawa, Atsushi Matsumoto, and Takahiro Hanyu, “Open-fault resilient multiple-valued codes for reliable asynchronous global communication links,” IEICE Transactions on Information and Systems, vol. E96-D, no. 9, pp. 1952–1961, 2013. View at Publisher · View at Google Scholar
  • Syed. M.A.H. Jafri, Liang Guang, Ahmed Hemani, Kolin Paul, Juha Plosila, and Hannu Tenhunen, “Energy-aware fault-tolerant network-on-chips for addressing multiple traffic classes,” Microprocessors and Microsystems, 2013. View at Publisher · View at Google Scholar
  • David Wolpert, and Paul Ampadupp. 1–174, 2013. View at Publisher · View at Google Scholar
  • Akram Ben Ahmed, and Abderazek Ben Abdallah, “Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC),” Journal of Supercomputing, vol. 66, no. 3, pp. 1507–1532, 2013. View at Publisher · View at Google Scholar
  • Sao-Jie Chen, Ying-Cherng Lan, Wen-Chung Tsai, and Yu-Hen Hupp. 1–203, 2013. View at Publisher · View at Google Scholar
  • Chaochao Feng, Xueqian Zhao, and Axel Jantsch, “Methods for Fault Tolerance in Networks-on-Chip,” Acm Computing Surveys, vol. 46, no. 1, 2013. View at Publisher · View at Google Scholar
  • Paul Ampadu, Qiaoyan Yu, and Bo Fupp. 23–57, 2013. View at Publisher · View at Google Scholar
  • Fernanda Lima Kastensmidt, Luigi Carro, Anelise Kologeski, and Caroline Concatto, “Fault-tolerant techniques to manage yield and power constraints in network-on-chip interconnections,” IFIP Advances in Information and Communication Technology, vol. 418, pp. 144–161, 2013. View at Publisher · View at Google Scholar
  • Guangda Zhang, Wei Song, Jim D. Garside, Javier Navaridas, Zhiying Wang, Guangda Zhang, Wei Song, Jim D. Garside, Javier Navaridas, and Zhiying Wang, “Transient fault tolerant QDI interconnects using redundant check code,” Proceedings - 16th Euromicro Conference on Digital System Design, DSD 2013, pp. 3–10, 2013. View at Publisher · View at Google Scholar
  • Pavan Poluri, and Ahmed Louri, “Tackling permanent faults in the Network-on-Chip router pipeline,” Proceedings - Symposium on Computer Architecture and High Performance Computing, pp. 49–56, 2013. View at Publisher · View at Google Scholar
  • Arne Garbade, Sebastian Weis, Sebastian Schlingmann, Bernhard Fechner, and Theo Ungerer, “Fault localization in Nocs exploiting periodic heartbeat messages in a many-core environment,” Proceedings - IEEE 27th International Parallel and Distributed Processing Symposium Workshops and PhD Forum, IPDPSW 2013, pp. 791–795, 2013. View at Publisher · View at Google Scholar
  • Akram Ben Ahmed, Achraf Ben Ahmed, and Abderazek Ben Abdallah, “Deadlock-recovery support for fault-tolerant routing algorithms in 3D-NoC architectures,” Proceedings - IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013, pp. 67–72, 2013. View at Publisher · View at Google Scholar
  • Guangda Zhang, Wei Song, Jim Garside, Javier Navaridas, and Zhiying Wang, “Protecting QDI interconnects from transient faults using delay-insensitive redundant check codes,” Microprocessors and Microsystems, 2014. View at Publisher · View at Google Scholar
  • Akram Ben Ahmed, Michael Meyer, Yuichi Okuyama, Abderazek Ben Abdallah, Akram Ben Ahmed, Michael Meyer, Yuichi Okuyama, and Abderazek Ben Abdallah, “Adaptive error- and traffic-aware router architecture for 3D network-on-chip systems,” Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014, pp. 197–204, 2014. View at Publisher · View at Google Scholar
  • Yong Zou, and Sudeep Pasricha, “HEFT: A hybrid system-level framework for enabling energy-efficient fault-tolerance in NoC based MPSoCs,” 2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2014, 2014. View at Publisher · View at Google Scholar
  • Leandro Fiorin, and Mariagiovanna Sami, “Fault-tolerant network interfaces for networks-on-chip,” IEEE Transactions on Dependable and Secure Computing, vol. 11, no. 1, pp. 16–29, 2014. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadupp. 1–159, 2014. View at Publisher · View at Google Scholar
  • Wei Song, Jim Garside, and Guangda Zhang, “On-line detection of the deadlocks caused by permanently faulty links in quasi-delay insensitive networks on chip,” Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, pp. 211–216, 2014. View at Publisher · View at Google Scholar
  • Jacques Henri Collet, “A brief overview of the challenges of the multicore roadmap,” Proceedings of the 21st International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2014, pp. 22–29, 2014. View at Publisher · View at Google Scholar
  • Wei Song, Guangda Zhang, Jim Garside, Zhiying Wang, and Javier Navaridas, “An asynchronous SDM network-on-chip tolerating permanent faults,” Proceedings - International Symposium on Asynchronous Circuits and Systems, pp. 9–16, 2014. View at Publisher · View at Google Scholar
  • Sonal Yadav, Gaur, Laxmi, Shruti Sharma, and Savita Shiwani, “Fault tolerant adaptive XY routing for HPC mesh,” 9th International Conference on Industrial and Information Systems, ICIIS 2014, 2015. View at Publisher · View at Google Scholar
  • Lopamudra Baruah, Adesh Kumar, and Amit Sabu, “Rotator on Chip (RoC) design based on ring topological NoC,” Procedia Computer Science, vol. 45, no. C, pp. 540–548, 2015. View at Publisher · View at Google Scholar
  • Arpit Jain, Adesh Kumar, and Sanjeev Sharma, “Comparative Design and Analysis of Mesh, Torus and Ring NoC,” Procedia Computer Science, vol. 48, pp. 330–337, 2015. View at Publisher · View at Google Scholar
  • Akram Ben Ahmed, and Abderazek Ben Abdallah, “Adaptive fault-tolerant architecture and routing algorithm for reliable many-core 3D-NoC systems,” Journal of Parallel and Distributed Computing, 2016. View at Publisher · View at Google Scholar
  • Sebastian Werner, Javier Navaridas, and Mikel Luján, “A Survey on Design Approaches to Circumvent Permanent Faults in Networks-on-Chip,” ACM Computing Surveys, vol. 48, no. 4, pp. 1–36, 2016. View at Publisher · View at Google Scholar
  • Alirad Malek, Ioannis Sourdis, Stavros Tzilis, Yifan He, and Gerard Rauwerda, “RQNoC,” ACM Transactions on Embedded Computing Systems, vol. 15, no. 2, pp. 1–25, 2016. View at Publisher · View at Google Scholar
  • Prasun Ghosal, Tuhin Subhra Das, Soumyajit Poddar, Munshi Mostafijur Rahaman, and Avik Bosepp. 337–378, 2016. View at Publisher · View at Google Scholar
  • Ahmad Khademzadeh, Midia Reshadi, Kambiz Badie, and Babak Aghaei, “Link Testing: a Survey of Current Trends in Network on Chip,” Journal of Electronic Testing: Theory and Applications (JETTA), vol. 33, no. 2, pp. 209–225, 2017. View at Publisher · View at Google Scholar
  • Changlin Chen, Yaowen Fu, and Sorin Cotofana, “Towards Maximum Utilization of Remained Bandwidth in Defected NoC Links,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, no. 2, pp. 285–298, 2017. View at Publisher · View at Google Scholar
  • Guangda Zhang, Wei Song, Jim Garside, Javier Navaridas, and Zhiying Wang, “Handling Physical-Layer Deadlock Caused by Permanent Faults in Quasi-Delay-Insensitive Networks-on-Chip,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, pp. 3152–3165, 2017. View at Publisher · View at Google Scholar
  • Khanh N. Dang, Akram Ben Ahmed, Xuan-Tu Tran, Yuichi Okuyama, and Abderazek Ben Abdallah, “A Comprehensive Reliability Assessment of Fault-Resilient Network-on-Chip Using Analytical Model,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, pp. 3099–3112, 2017. View at Publisher · View at Google Scholar
  • Khanh N. Dang, Michael Meyer, Yuichi Okuyama, and Abderazek Ben Abdallah, “A low-overhead soft–hard fault-tolerant architecture, design and management scheme for reliable high-performance many-core 3D-NoC systems,” The Journal of Supercomputing, 2017. View at Publisher · View at Google Scholar