Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2007 (2007), Article ID 94676, 13 pages
http://dx.doi.org/10.1155/2007/94676
Research Article

Online Reconfigurable Self-Timed Links for Fault Tolerant NoC

1Turku Centre for Computer Science (TUCS), Joukahaisenkatu 3–5 B, Turku 20520, Finland
2Department of Information Technology, University of Turku, Turku 20014, Finland
3Research Council for Natural Sciences and Engineering, Academy of Finland, Helsinki 00501, Finland

Received 15 October 2006; Accepted 4 March 2007

Academic Editor: Davide Bertozzi

Copyright © 2007 Teijo Lehtonen et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [41 citations]

The following is the list of published articles that have cited the current article.

  • Nunez-Yanez, Edwards, and Coppola, “Adaptive routing strategies for fault-tolerant on-chip networks in dynamically reconfigurable systems,” IET Computers and Digital Techniques, vol. 2, no. 3, pp. 184–198, 2008. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Adaptive error control for NoC switch-to-switch links in a variable noise environment,” Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 352–360, 2008. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Adaptive error control for reliable systems-on-chip,” Proceedings - IEEE International Symposium on Circuits and Systems, pp. 832–835, 2008. View at Publisher · View at Google Scholar
  • Alexander Wei Yin, Liang Guang, Pekka Rantala, Pasi Liljeberg, Jouni Isoaho, and Hannu Tenhunen, “Hierarchical agent monitoring NoCs: A design methodology with scalability and variability,” Norchip - 26th Norchip Conference, Formal Proceedings, pp. 202–207, 2008. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Configurable error correction for multi-wire errors in switch-to-switch SOC links,” 2008 IEEE International SOC Conference, SOCC, pp. 71–74, 2008. View at Publisher · View at Google Scholar
  • Simon Ogg, Bashir Al-Hashimi, and Alex Yakovlev, “Asynchronous transient resilient links for NoC,” Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008, pp. 209–214, 2008. View at Publisher · View at Google Scholar
  • Bo Fu, and Paul Ampadu, “An Energy-Efficient Multiwire Error Control Scheme for Reliable On-Chip Interconnects Using Hamming Product Codes,” VLSI Design, vol. 2008, pp. 1–14, 2008. View at Publisher · View at Google Scholar
  • Carles Hernández, Federico Silla, Vicente Santonja, and José Duato, “A new mechanism to deal with process variability in NoC links,” IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium, 2009. View at Publisher · View at Google Scholar
  • Teijo Lehtonen, Pasi Liljeberg, and Juha Plosila, “Fault tolerant distributed routing algorithms for mesh networks-on-chip,” 2009 International Symposium on Signals, Circuits and Systems, ISSCS 2009, 2009. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Dual-layer cooperative error control for reliable nanoscale networks-on-chip,” Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 431–439, 2009. View at Publisher · View at Google Scholar
  • Yu, and Ampadu, “Adaptive error control for nanometer scale network-on-chip links,” IET Computers and Digital Techniques, vol. 3, no. 6, pp. 643–659, 2009. View at Publisher · View at Google Scholar
  • Alexander Wei Yin, Liang Guang, Pasi Liljeberg, Pekka Rantala, Ethiopia Nigussie, Jouni Isoaho, and Hannu Tenhunen, “Hierarchical agent based NoC with dynamic online services,” 2009 4th IEEE Conference on Industrial Electronics and Applications, ICIEA 2009, pp. 434–439, 2009. View at Publisher · View at Google Scholar
  • Liang Guang, Ethiopia Nigussie, Jouni Isoaho, Pekka Rantala, and Hannu Tenhunen, “Interconnection alternatives for hierarchical monitoring communication in parallel SoCs,” Microprocessors and Microsystems, vol. 34, no. 5, pp. 118–128, 2010. View at Publisher · View at Google Scholar
  • Melouki, Srivastava, and Al-Hashimi, “Fault-tolerance techniques for hybrid CMOS/nanoarchitecture,” IET Computers and Digital Techniques, vol. 4, no. 3, pp. 240–250, 2010. View at Publisher · View at Google Scholar
  • Teijo Lehtonen, David Wolpert, Pasi Liljeberg, Juha Plosila, and Paul Ampadu, “Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 4, pp. 527–540, 2010. View at Publisher · View at Google Scholar
  • Maurizio Palesi, Shashi Kumar, and Vincenzo Catania, “Leveraging partially faulty links usage for enhancing yield and performance in networks-on-chip,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 3, pp. 426–440, 2010. View at Publisher · View at Google Scholar
  • Ethiopia Nigussie, Pekka Rantala, Jouni Isoaho, Liang Guang, and Hannu Tenhunen, “Hierarchical agent monitoring design approach towards self-aware parallel systems-on-chip,” Transactions on Embedded Computing Systems, vol. 9, no. 3, 2010. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “A Flexible Parallel Simulator for Networks-on-Chip With Error Control,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 1, pp. 103–116, 2010. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “Transient and permanent error co-management method for reliable Networks-on-Chip,” NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip, pp. 145–154, 2010. View at Publisher · View at Google Scholar
  • Vladimir Pasca, Lorena Anghel, Claudia Rusu, and Mounir Benabdenbi, “Configurable serial fault-tolerant link for communication in 3D integrated systems,” Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, IOLTS 2010, pp. 115–120, 2010. View at Publisher · View at Google Scholar
  • Qiaoyan Yu, and Paul Ampadu, “A Dual-Layer Method for Transient and Permanent Error Co-Management in NoC Links,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 58, no. 1, pp. 36–40, 2011. View at Publisher · View at Google Scholar
  • Jacques Henri Collet, Ahmed Louri, Vivek Tulsidas Bhat, and Pavan Poluri, “ROBUST: A new self-healing fault-tolerant NoC router,” ACM International Conference Proceeding Series, pp. 11–16, 2011. View at Publisher · View at Google Scholar
  • Hamed S. Kia, and Cristinel Ababei, “Improving fault tolerance of network-on-chip links via minimal redundancy and reconfiguration,” Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011, pp. 363–368, 2011. View at Publisher · View at Google Scholar
  • Ćedric Killian, Camel Tanougast, Abbas Dandache, Mohamed Frihi, and Salah Toumi, “A dependable and dynamic network on chip suitable for FPGA-based reconfigurable systems,” 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip, ReCoSoC 2011 - Proceedings, 2011. View at Publisher · View at Google Scholar
  • Leandro Fiorin, Laura Micconi, and Mariagiovanna Sami, “Design of fault tolerant Network Interfaces for NoCs,” Proceedings - 2011 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011, pp. 393–400, 2011. View at Publisher · View at Google Scholar
  • Wen-Chung Tsai, Ying-Cherng Lan, Yu-Hen Hu, and Sao-Jie Chen, “Networks on Chips: Structure and Design Methodologies,” Journal of Electrical and Computer Engineering, vol. 2012, pp. 1–15, 2012. View at Publisher · View at Google Scholar
  • Naoya Onizawa, Atsushi Matsumoto, and Takahiro Hanyu, “Open-fault resilient multiple-valued codes for reliable asynchronous global communication links,” IEICE Transactions on Information and Systems, vol. E96-D, no. 9, pp. 1952–1961, 2013. View at Publisher · View at Google Scholar
  • Syed. M.A.H. Jafri, Liang Guang, Ahmed Hemani, Kolin Paul, Juha Plosila, and Hannu Tenhunen, “Energy-aware fault-tolerant network-on-chips for addressing multiple traffic classes,” Microprocessors and Microsystems, 2013. View at Publisher · View at Google Scholar
  • Akram Ben Ahmed, and Abderazek Ben Abdallah, “Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC),” Journal of Supercomputing, vol. 66, no. 3, pp. 1507–1532, 2013. View at Publisher · View at Google Scholar
  • Chaochao Feng, Xueqian Zhao, and Axel Jantsch, “Methods for Fault Tolerance in Networks-on-Chip,” Acm Computing Surveys, vol. 46, no. 1, 2013. View at Publisher · View at Google Scholar
  • Guangda Zhang, Wei Song, Jim Garside, Javier Navaridas, and Zhiying Wang, “Protecting QDI interconnects from transient faults using delay-insensitive redundant check codes,” Microprocessors and Microsystems, 2014. View at Publisher · View at Google Scholar
  • Leandro Fiorin, and Mariagiovanna Sami, “Fault-tolerant network interfaces for networks-on-chip,” IEEE Transactions on Dependable and Secure Computing, vol. 11, no. 1, pp. 16–29, 2014. View at Publisher · View at Google Scholar
  • Arpit Jain, Adesh Kumar, and Sanjeev Sharma, “Comparative Design and Analysis of Mesh, Torus and Ring NoC,” Procedia Computer Science, vol. 48, pp. 330–337, 2015. View at Publisher · View at Google Scholar
  • Akram Ben Ahmed, and Abderazek Ben Abdallah, “Adaptive fault-tolerant architecture and routing algorithm for reliable many-core 3D-NoC systems,” Journal of Parallel and Distributed Computing, 2016. View at Publisher · View at Google Scholar
  • Sebastian Werner, Javier Navaridas, and Mikel Luján, “A Survey on Design Approaches to Circumvent Permanent Faults in Networks-on-Chip,” ACM Computing Surveys, vol. 48, no. 4, pp. 1–36, 2016. View at Publisher · View at Google Scholar
  • Alirad Malek, Ioannis Sourdis, Stavros Tzilis, Yifan He, and Gerard Rauwerda, “RQNoC,” ACM Transactions on Embedded Computing Systems, vol. 15, no. 2, pp. 1–25, 2016. View at Publisher · View at Google Scholar
  • Ahmad Khademzadeh, Midia Reshadi, Kambiz Badie, and Babak Aghaei, “Link Testing: a Survey of Current Trends in Network on Chip,” Journal of Electronic Testing: Theory and Applications (JETTA), vol. 33, no. 2, pp. 209–225, 2017. View at Publisher · View at Google Scholar
  • Changlin Chen, Yaowen Fu, and Sorin Cotofana, “Towards Maximum Utilization of Remained Bandwidth in Defected NoC Links,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, no. 2, pp. 285–298, 2017. View at Publisher · View at Google Scholar
  • Guangda Zhang, Wei Song, Jim Garside, Javier Navaridas, and Zhiying Wang, “Handling Physical-Layer Deadlock Caused by Permanent Faults in Quasi-Delay-Insensitive Networks-on-Chip,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, pp. 3152–3165, 2017. View at Publisher · View at Google Scholar
  • Khanh N. Dang, Akram Ben Ahmed, Xuan-Tu Tran, Yuichi Okuyama, and Abderazek Ben Abdallah, “A Comprehensive Reliability Assessment of Fault-Resilient Network-on-Chip Using Analytical Model,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, pp. 3099–3112, 2017. View at Publisher · View at Google Scholar
  • Khanh N. Dang, Michael Meyer, Yuichi Okuyama, and Abderazek Ben Abdallah, “A low-overhead soft–hard fault-tolerant architecture, design and management scheme for reliable high-performance many-core 3D-NoC systems,” The Journal of Supercomputing, 2017. View at Publisher · View at Google Scholar