Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2007, Article ID 95859, 10 pages
http://dx.doi.org/10.1155/2007/95859
Research Article

Avoiding Message-Dependent Deadlock in Network-Based Systems on Chip

1Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven 5600 MB, The Netherlands
2Computer Engineering, Faculty of Electrical Engineering, Mathematics and Computer Science, Delft University of Technology, Delft 2600 GA, The Netherlands
3SOC Architectures and Infrastructure, Research, NXP Semiconductors, Eindhoven 5656 AE, The Netherlands

Received 16 November 2006; Accepted 6 February 2007

Academic Editor: Maurizio Palesi

Copyright © 2007 Andreas Hansson et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [50 citations]

The following is the list of published articles that have cited the current article.

  • Faizal Arya Samman, “Network-on-chip with guaranteed-bandwidth data communication service,” 2016 International Conference on Computational Intelligence and Cybernetics, pp. 79–84, . View at Publisher · View at Google Scholar
  • Alireza Monemi, Chia Yee Ooi, Maurizio Palesi, and Muhammad Nadzir Marsono, “Low latency network-on-chip router using static straight allocator,” 2016 3rd International Conference on Information Technology, Computer, and Electrical Engineering (ICITACEE), pp. 2–9, . View at Publisher · View at Google Scholar
  • Marco Balboni, and Davide Bertozzi, “Concurrent network-on-chip lifetime testing through selective disconnection of its communication channels,” 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS), pp. 69–72, . View at Publisher · View at Google Scholar
  • Peter Munk, Matthias Freier, Jan Richling, Jian-Jia Chen, Peter Munk, Matthias Freier, Jan Richling, and Jian-Jia Chen, “Dynamic Guaranteed Service Communication on Best-Effort Networks-on-Chip,” 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, pp. 353–360, . View at Publisher · View at Google Scholar
  • Pierre Bomel, and Marc Sevaux, “Parallel Deadlock Detection and Recovery for Networks-on-Chip Dedicated to Diffused Computations,” 2013 Euromicro Conference on Digital System Design, pp. 29–36, . View at Publisher · View at Google Scholar
  • Bernard van Gastel, Freek Verbeek, and Julien Schmaltz, “Inference of channel types in micro-architectural models of on-chip communication networks,” 2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1–6, . View at Publisher · View at Google Scholar
  • Stanisław Deniziak, and Robert Tomaszewski, “Adaptive routing protocols validation in NoC systems via rapid prototyping,” 2008 Conference on Human System Interaction, HSI 2008, pp. 115–120, 2008. View at Publisher · View at Google Scholar
  • Andreas Lankes, Andreas Herkersdorf, Sören Sonntag, and Helmut Reinig, “NoC topology exploration for mobile multimedia applications,” 2009 16th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2009, pp. 707–710, 2009. View at Publisher · View at Google Scholar
  • George Michelogiannakis, James Balfour, and William J. Dally, “Elastic-buffer flow control for on-chip networks,” Proceedings - International Symposium on High-Performance Computer Architecture, pp. 151–162, 2009. View at Publisher · View at Google Scholar
  • Andreas Hansson, and Kees Goossens, “An on-chip interconnect and protocol stack for multiple communication paradigms and programming models,” Embedded Systems Week 2009 - 7th IEEE/ACM International Conference on Hardware/Software-Co-Design and System Synthesis, CODES+ISSS 2009, pp. 99–108, 2009. View at Publisher · View at Google Scholar
  • Nicola Concer, Luciano Bononi, Michael Soulié, Riccardo Locatelli, and Luca P. Carloni, “CTC: An end-to-end flow control protocol for multi-core systems-on-chip,” Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009, pp. 193–202, 2009. View at Publisher · View at Google Scholar
  • Freek Verbeek, and Julien Schmaltz, “Formal validation of deadlock prevention in networks-on-chips,” ACM International Conference Proceeding Series, pp. 128–138, 2009. View at Publisher · View at Google Scholar
  • Nicola Concer, Luciano Bononi, Michael Soulié, Riccardo Locatelli, and Luca P. Carloni, “The connection-then-credit flow control protocol for heterogeneous multicore systems-on-chip,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 6, pp. 869–882, 2010. View at Publisher · View at Google Scholar
  • George Michelogiannakis, Daniel Sanchez, William J. Dally, and Christos Kozyrakis, “Evaluating bufferless flow control for on-chip networks,” NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip, pp. 9–16, 2010. View at Publisher · View at Google Scholar
  • Andreas Lankes, Thomas Wild, Andreas Herkersdorf, Soeren Sonntag, and Helmut Reinig, “Comparison of deadlock recovery and avoidance mechanisms to approach message dependent deadlocks in on-chip networks,” NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip, pp. 17–24, 2010. View at Publisher · View at Google Scholar
  • Kees Goossens, and Andreas Hansson, “The aethereal network on chip after ten years: Goals, evolution, lessons, and future,” Proceedings - Design Automation Conference, pp. 306–311, 2010. View at Publisher · View at Google Scholar
  • Xiaohang Wang, Peng Liu, Mei Yang, and Yingtao Jian, “Resolving deadlocks for pipelined stream applications on network-on-chips,” Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010, vol. 9, pp. 93–97, 2010. View at Publisher · View at Google Scholar
  • Francesca Palumbo, Danilo Pani, Alessandro Pilia, and Luigi Raffo, “Impact of half-duplex and full-duplex DMA implementations on NoC performance,” NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip, pp. 249–256, 2010. View at Publisher · View at Google Scholar
  • Dai N. Bui, Hiren D. Patel, and Edward A. Lee, “Deploying hard real-time control software on chip-multiprocessors,” Proceedings - 16th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2010, pp. 283–292, 2010. View at Publisher · View at Google Scholar
  • Andreas Hansson, and Kees Goossens, “A quantitative evaluation of a Network on Chip design flow for multi-core consumer multimedia applications,” Design Automation for Embedded Systems, vol. 15, no. 2, pp. 159–190, 2011. View at Publisher · View at Google Scholar
  • Nicola Concer, Andrea Vesco, Riccardo Scopigno, and Luca P. Carloni, “A dynamic and distributed TDM slot-scheduling protocol for QoS-oriented networks-on-chip,” Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 31–38, 2011. View at Publisher · View at Google Scholar
  • Chris Fallin, Chris Craik, and Onur Mutlu, “CHIPPER: A low-complexity bufferless deflection router,” Proceedings - International Symposium on High-Performance Computer Architecture, pp. 144–155, 2011. View at Publisher · View at Google Scholar
  • Alexander Gotmanov, Satrajit Chatterjee, and Michael Kishinevsky, “Verifying Deadlock-Freedom of Communication Fabrics,” Verification, Model Checking, and Abstract Interpretation, vol. 6538, pp. 214–231, 2011. View at Publisher · View at Google Scholar
  • Andreas Lankes, Thomas Wild, Stefan Wallentowitz, and Andreas Herkersdorf, “Benefits of selective packet discard in networks-on-chip,” Transactions on Architecture and Code Optimization, vol. 9, no. 2, 2012. View at Publisher · View at Google Scholar
  • Freek Verbeek, and Julien Schmaltz, “Towards the formal verification of cache coherency at the architectural level,” ACM Transactions on Design Automation of Electronic Systems, vol. 17, no. 3, 2012. View at Publisher · View at Google Scholar
  • Pablo Abad, Valentin Puente, Lucia G. Menezo, and Jose Angel Gregorio, “Adaptive-tree multicast: Efficient multidestination support for CMP communication substrate,” IEEE Transactions on Parallel and Distributed Systems, vol. 23, no. 11, pp. 2010–2023, 2012. View at Publisher · View at Google Scholar
  • Pablo Abad, Pablo Prieto, Valentin Puente, and Jose-Angel Gregorio, “BIXBAR: A low cost solution to support dynamic link reconfiguration in networks on chip,” Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 55–60, 2012. View at Publisher · View at Google Scholar
  • Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlu, “MinBD: Minimally-buffered deflection routing for energy-efficient interconnect,” Proceedings of the 2012 6th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2012, pp. 1–10, 2012. View at Publisher · View at Google Scholar
  • Balaji Venu, and Ashwani Singh, “Formal verification methodology considerations for network on chips,” ACM International Conference Proceeding Series, pp. 220–225, 2012. View at Publisher · View at Google Scholar
  • Xiaohang Wang, Peng Liu, Mei Yang, and Yingtao Jiang, “Avoiding request–request type message-dependent deadlocks in networks-on-chips,” Parallel Computing, 2013. View at Publisher · View at Google Scholar
  • Joven, Marongiu, Angiolini, Benini, and De Micheli, “An integrated, programming model-driven framework for NoC-QoS support in cluster-based embedded many-cores,” Parallel Computing, vol. 39, no. 10, pp. 549–566, 2013. View at Publisher · View at Google Scholar
  • M. Watheq El-Kharashi, Mohamed Dessouky, and Mohamed Sallam, “The connection-then-credit flow control protocol for networks-on-chips: Implementation trade-offs,” ACM International Conference Proceeding Series, vol. 23-26-, pp. 25–30, 2014. View at Publisher · View at Google Scholar
  • Marta Ortín-Obón, Luca Ramini, Víctor Viñals, and Davide Bertozzi, “Capturing the sensitivity of optical network quality metrics to its network interface parameters,” Concurrency and Computation: Practice and Experience, 2014. View at Publisher · View at Google Scholar
  • Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlupp. 241–275, 2014. View at Publisher · View at Google Scholar
  • Mark Karpovsky, Mehmet Mustafa, and Lev Levitin, “Optimal turn prohibition for deadlock prevention in networks with regular topologies,” IEEE Transactions on Control of Network Systems, vol. 1, no. 1, pp. 74–85, 2014. View at Publisher · View at Google Scholar
  • Marco Balboni, Marta Ortin Obon, Alessandro Capotondi, Hervé Fankem Tatenguem, Alberto Ghiribaldi, Luca Ramini, Victor Viñal, Andrea Marongiu, and Davide Bertozzi, “Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain,” Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014, pp. 72–79, 2014. View at Publisher · View at Google Scholar
  • Marta Ortín-Obón, Luca Ramini, Herve Tatenguem Fankem, Víctor Vĩals, and Davide Bertozzi, “A complete electronic network interface architecture for global contention-free communication over emerging optical networks-on-chip,” Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, pp. 267–272, 2014. View at Publisher · View at Google Scholar
  • Luca Ramini, Alberto Ghiribaldi, Paolo Grani, Sandro Bartolini, Hervé Tatenguem Fankem, and Davide Bertozzi, “Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline,” Proceedings -Design, Automation and Test in Europe, DATE, 2014. View at Publisher · View at Google Scholar
  • Suchi Johari, and Vivek Kumar Sehgal, “Master-based routing algorithm and communication-based cluster topology for 2D NoC,” Journal of Supercomputing, vol. 71, no. 11, pp. 4260–4286, 2015. View at Publisher · View at Google Scholar
  • Akram Ben Ahmed, Hiroki Matsutani, Michihiro Koibuchi, Kimiyoshi Usami, and Hideharu Amano, “Multi-voltage variable pipeline routers with the same clock frequency for low-power network-on-chips systems,” IEICE Transactions on Electronics, vol. E99C, no. 8, pp. 909–917, 2016. View at Publisher · View at Google Scholar
  • Davide Zoni, Jose Flich, and William Fornaciari, “CUTBUF: Buffer Management and Router Design for Traffic Mixing in VNET-Based NoCs,” IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 6, pp. 1603–1616, 2016. View at Publisher · View at Google Scholar
  • Edoardo Fusella, and Alessandro Cilardo, “Minimizing Power Loss in Optical Networks-on-Chip through Application-Specific Mapping,” Microprocessors and Microsystems, 2016. View at Publisher · View at Google Scholar
  • Freek Verbeek, Pooria M. Yaghini, Ashkan Eghbal, and Nader Bagherzadeh, “Deadlock Verification of Cache Coherence Protocols and Communication Fabrics,” IEEE Transactions on Computers, pp. 1–1, 2016. View at Publisher · View at Google Scholar
  • Anastasios Psarras, Ioannis Seitanidis, Chrysostomos Nicopoulos, and Giorgos Dimitrakopoulos, “ShortPath: A Network-on-Chip Router with Fine-Grained Pipeline Bypassing,” IEEE Transactions on Computers, pp. 1–1, 2016. View at Publisher · View at Google Scholar
  • Kalaivani, and Vinayagasundaram, “Deadlock free load balanced adaptive routing for network on chip (NoC) systems,” Journal of Computational and Theoretical Nanoscience, vol. 13, no. 10, pp. 7592–7598, 2016. View at Publisher · View at Google Scholar
  • Alireza Monemi, Jia Wei Tang, Maurizio Palesi, and Muhammad N. Marsono, “ProNoC: A Low Latency Network-on-Chip based Many-Core System-on-Chip Prototyping Platform,” Microprocessors and Microsystems, 2017. View at Publisher · View at Google Scholar
  • Salma Hesham, Jens Rettkowski, Diana Goehringer, and Mohamed A. Abd El Ghany, “Survey on Real-Time Networks-on-Chip,” IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 5, pp. 1500–1517, 2017. View at Publisher · View at Google Scholar
  • Konstantin Berestizshevsky, Guy Even, Yaniv Fais, and Jonatan Ostrometzky, “SDNoC: Software Defined Network on a Chip,” Microprocessors and Microsystems, 2017. View at Publisher · View at Google Scholar
  • Freek Verbeek, Pooria M. Yaghini, Ashkan Eghbal, and Nader Bagherzadeh, “A Compositional Approach for Verifying Protocols Running on On-Chip Networks,” IEEE Transactions on Computers, vol. 67, no. 7, pp. 905–919, 2018. View at Publisher · View at Google Scholar
  • Muhammad Athar Javed Sethi, Fawnizu Azmadi Hussin, and Nor Hisham Hamid, “Bio-inspired network on chip having both guaranteed throughput and best effort services using fault-tolerant algorithm,” IEEJ Transactions on Electrical and Electronic Engineering, 2018. View at Publisher · View at Google Scholar