Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2007 (2007), Article ID 95859, 10 pages
http://dx.doi.org/10.1155/2007/95859
Research Article

Avoiding Message-Dependent Deadlock in Network-Based Systems on Chip

1Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven 5600 MB, The Netherlands
2Computer Engineering, Faculty of Electrical Engineering, Mathematics and Computer Science, Delft University of Technology, Delft 2600 GA, The Netherlands
3SOC Architectures and Infrastructure, Research, NXP Semiconductors, Eindhoven 5656 AE, The Netherlands

Received 16 November 2006; Accepted 6 February 2007

Academic Editor: Maurizio Palesi

Copyright © 2007 Andreas Hansson et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. L. Benini and G. de Micheli, “Networks on chips: a new SoC paradigm,” Computer, vol. 35, no. 1, pp. 70–78, 2002. View at Publisher · View at Google Scholar
  2. W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” in Proceedings of the 38th Design Automation Conference (DAC '01), pp. 684–689, Las Vegas, Nev, USA, June 2001.
  3. A. Rădulescu, J. Dielissen, and S. Gonzàlez Pestana et al., “An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 1, pp. 4–17, 2005. View at Publisher · View at Google Scholar
  4. M. Sgroi, M. Sheets, and A. Mihal et al., “Addressing the system-on-a-chip interconnect woes through communication-based design,” in Proceedings of the 38th Design Automation Conference (DAC '01), pp. 667–672, Las Vegas, Nev, USA, June 2001. View at Publisher · View at Google Scholar
  5. M. Coppola, S. Curaba, M. D. Grammatikakis, G. Maruccia, and F. Papariello, “OCCN: a network-on-chip modeling and simulation framework,” in Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '04), vol. 3, pp. 174–179, Paris, France, February 2004. View at Publisher · View at Google Scholar
  6. T. Bjerregaard, S. Mahadevan, R. G. Olsen, and J. Sparsø, “An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip,” in Proceedings of International Symposium on System-on-Chip (SOC '05), pp. 171–174, Tampere, Finland, November 2005.
  7. D. Wingard, “Socket-based design using decoupled interconnects,” in Interconnect-Centric Design for SoC and NoC, J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, Eds., Kluwer, Dordrecht, The Netherlands, 2004.
  8. U. Y. Ogras, J. Hu, and R. Marculescu, “Key research problems in NoC design: a holistic perspective,” in Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES, ISSS '05), pp. 69–74, Jersey City, NJ, USA, September 2005.
  9. G.-M. Chiu, “The odd-even turn model for adaptive routing,” IEEE Transactions on Parallel and Distributed Systems, vol. 11, no. 7, pp. 729–738, 2000. View at Publisher · View at Google Scholar
  10. J. Hu and R. Marculescu, “Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures,” in Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '03), pp. 688–693, Munich, Germany, March 2003.
  11. J. Hu and R. Marculescu, “DyAD—smart routing for networks-on-chip,” in Proceedings of the 41st Design Automation Conference (DAC '04), pp. 260–263, San Diego, Calif, USA, June 2004.
  12. Y. H. Song and T. M. Pinkston, “A progressive approach to handling message-dependent deadlock in parallel computer systems,” IEEE Transactions on Parallel and Distributed Systems, vol. 14, no. 3, pp. 259–275, 2003. View at Publisher · View at Google Scholar
  13. T. T. Ye, L. Benini, and G. de Micheli, “Packetized on-chip interconnect communication analysis for MPSoC,” in Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '03), pp. 344–349, Munich, Germany, March 2003.
  14. F. Pétrot, A. Greiner, and P. Gomez, “On cache coherency and memory consistency issues in NoC based shared memory multiprocessor SoC architectures,” in Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools (DSD '06), pp. 53–60, Dubrovnik, Croatia, August-September 2006. View at Publisher · View at Google Scholar
  15. AMBA AXI Protocol Specification, ARM, June 2003.
  16. M. Bekooij, R. Hoes, and O. Moreira et al., “Dataflow analysis for real-time embedded multiprocessor system design,” in Dynamic and Robust Streaming in and between Connected Consumer-Electronics Devices, P. van der Stok, Ed., Kluwer, Dordrecht, The Netherlands, 2005.
  17. E. Beigné, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin, “An asynchronous NOC architecture providing low latency service and its multi-level design framework,” in Proceedings of International Symposium on Asynchronous Circuits and Systems (ASYNC '05), pp. 54–63, New York, NY, USA, March 2005. View at Publisher · View at Google Scholar
  18. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, “Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,” in Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '04), vol. 2, pp. 890–895, Paris, France, February 2004.
  19. S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, and G. de Micheli, “×pipes lite: a synthesis oriented design library for networks on chips,” in Proceedings of Design, Automation and Test in Europe (DATE '05), vol. 2, pp. 1188–1193, Munich, Germany, March 2005. View at Publisher · View at Google Scholar
  20. P. Guerrier, “Un réseau d'interconnexion pour systémes intégrés,” Ph.D. dissertation, Universite Paris VI, Paris, France, 2000.
  21. Arteris, “A comparison of network-on-chip and busses,” White paper, 2005.
  22. S. Murali and G. de Micheli, “An application-specific design methodology for STbus crossbar generation,” in Proceedings of Design, Automation and Test in Europe (DATE '05), vol. 2, pp. 1176–1181, Munich, Germany, March 2005. View at Publisher · View at Google Scholar
  23. SonicsMX Datasheet, Sonics, 2005, http://www.sonicsinc.com/.
  24. Y. Durand, C. Bernard, and D. Lattard, “FAUST: on-chip distributed architecture for a 4g baseband modem SoC,” in Proceedings of IP Based SoC Design Conference and Exhibition (IPSOC '05), Grenoble, France, December 2005.
  25. A. Tanenbaum, Computer Networks, Prentice-Hall, Upper Saddle River, NJ, USA, 1996.
  26. I. Saastamoinen, M. Alho, and J. Nurmi, “Buffer implementation for Proteo networks-on-chip,” in Proceedings of International Symposium on Circuits and Systems (ISCAS '03), pp. 113–116, Bangkok, Thailand, May 2003.
  27. B. Gebremichael, F. Vaandrager, Z. Miaomiao, K. Goossens, E. Rijpkema, and A. Rădulescu, “Deadlock prevention in the Æthereal protocol,” in Proceedings of the 13th IFIP WG 10.5 Advanced Research Working Conference Correct Hardware Design and Verification Methods (CHARME '05), pp. 345–348, Saarbrücken, Germany, October 2005.
  28. Z. Lu, B. Yin, and A. Jantsch, “Connection-oriented multicasting in wormhole-switched networks on chip,” in Proceedings of IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, pp. 205–210, Karlsruhe, Germany, March 2006. View at Publisher · View at Google Scholar
  29. S. Murali, P. Meloni, and F. Angiolini et al., “Designing message-dependent deadlock free networks on chips for application-specific systems on chips,” in Proceedings of IFIP International Conference on Very Large Scale Integration, pp. 158–163, Nice, France, October 2006.
  30. M. Gerla and L. Kleinrock, “Flow control: a comparative survey,” IEEE Transactions on Communications Systems, vol. 28, no. 4, pp. 553–574, 1980. View at Publisher · View at Google Scholar
  31. P. Bhojwani and R. Mahapatra, “Interfacing cores with on-chip packet-switched networks,” in Proceedings of 16th International Conference on VLSI Design, pp. 382–387, Las Vegas, Nev, USA, June 2003. View at Publisher · View at Google Scholar
  32. K. Goossens, J. Dielissen, and A. Rădulescu, “Æthereal network on chip: concepts, architectures, and implementations,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 414–421, 2005. View at Publisher · View at Google Scholar
  33. D. E. Culler, J. P. Singh, and A. Gupta, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers, San Francisco, Calif, USA, 1999.
  34. R. Sivaram, R. Kesavan, D. K. Panda, and C. B. Stunkel, “Where to provide support for efficient multicasting in irregular networks: network interface or switch?,” in Proceedings of International Conference on Parallel Processing (ICPP '98), pp. 452–459, Minneapolis, Minn, USA, August 1998.
  35. R. V. Boppana, S. Chalasani, and C. S. Raghavendra, “Resource deadlocks and performance of wormhole multicast routing algorithms,” IEEE Transactions on Parallel and Distributed Systems, vol. 9, no. 6, pp. 535–549, 1998. View at Publisher · View at Google Scholar
  36. G. Kahn, Information Processing, North-Holland, New York, NY, USA, 1974, ch. The Semantics of a Simple Language for Parallel Processing.
  37. O. P. Gangwal, J. Janssen, S. Rathnam, E. Bellers, and M. Duranton, “Understanding video pixel processing applications for flexible implementations,” in Proceedings of Euromicro Symposium on Digital System Design, pp. 392–401, Belek-Antalya, Turkey, September 2003. View at Publisher · View at Google Scholar
  38. H. Nikolov, T. Stefanov, and E. Deprettere, “Multi-processor system design with ESPAM,” in Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES, ISSS '06), pp. 211–216, Salzburg, Austria, September-October 2006.
  39. F. Steenhof, H. Duque, B. Nilsson, K. Goossens, and R. Peset Llopis, “Networks on chips for high-end consumer-electronics TV system architectures,” in Proceedings of Design, Automation and Test in Europe (DATE '06), vol. 2, pp. 1–6, Munich, Germany, March 2006.
  40. S. Murali, L. Benini, and G. de Micheli, “Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '05), vol. 1, pp. 27–32, Shanghai, China, January 2005. View at Publisher · View at Google Scholar
  41. O. P. Gangwal, A. Rădulescu, K. Goossens, S. Gonzàlez Pestana, and E. Rijpkema, “Building predictable systems on chip: an analysis of guaranteed communication in the Æthereal network on chip,” in Dynamic and Robust Streaming in and between Connected Consumer-Electronics Devices, Kluwer, Norwell, Mass, USA, 2005.
  42. S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb, “The Alpha 21364 network architecture,” IEEE Micro, vol. 22, no. 1, pp. 26–35, 2002. View at Publisher · View at Google Scholar
  43. T. Bjerregaard and J. Sparsø, “A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip,” in Proceedings of Design, Automation and Test in Europe (DATE '05), vol. 2, pp. 1226–1231, Munich, Germany, March 2005. View at Publisher · View at Google Scholar
  44. A. Hansson, K. Goossens, and A. Rădulescu, “A unified approach to constrained mapping and routing on network-on-chip architectures,” in Proceedings of International Conference on Hardware/Software Codesign and System Synthesis (CODES, ISSS '05), pp. 75–80, Jersey City, NJ, USA, September 2005.
  45. M. Coenen, S. Murali, A. Rădulescu, K. Goossens, and G. de Micheli, “A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control,” in Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES, ISSS '06), pp. 130–135, Seoul, Korea, October 2006. View at Publisher · View at Google Scholar
  46. S. Gonzàlez Pestana, E. Rijpkema, A. Rădulescu, K. Goossens, and O. P. Gangwal, “Cost-performance trade-offs in networks on chip: a simulation-based approach,” in Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '04), vol. 2, pp. 764–769, Paris, France, February 2004. View at Publisher · View at Google Scholar
  47. J. Dielissen, A. Rădulescu, and K. Goossens, “Power measurements and analysis of a network-on chip,” Tech. Rep. NL-TN-2005-0282, Philips Research Laboratories, Eindhoven, The Netherlands, 2005.