Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2008, Article ID 165709, 9 pages
http://dx.doi.org/10.1155/2008/165709
Research Article

Antirandom Testing: A Distance-Based Approach

1Electrical and Computer Engineering Department, Colorado State University, Fort Collins, CO 80523, USA
2Computer Science Department, Colorado State University, Fort Collins, CO 80523, USA

Received 19 March 2007; Accepted 16 January 2008

Academic Editor: Jacob Abraham

Copyright © 2008 Shen Hui Wu et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Y. K. Malaiya and S. Yang, “The coverage problem for random testing,” in Proceedings of IEEE International Test Conference (ITC '84), pp. 237–245, Philadelphia, Pa, USA, October 1984.
  2. K. D. Wagner, C. K. Chin, and E. J. McCluskey, “Pseudorandom Testing,” Transactions on Computers, vol. 36, no. 3, pp. 332–343, 1987. View at Publisher · View at Google Scholar
  3. P. H. Bardell, W. H. McAnney, and J. Savir, in Built-in Test for VLSI Pseudorandom Techniques, John Wiley & Sons, New York, NY, USA, 1987.
  4. P. P. Chaudhuri, D. R. Chowdhury, S. Nandi, and S. Chattopadhyay, in Additive Cellular Automata: Theory and Applications, vol. 1, IEEE Computer Society Press, Los Alamitos, Calif, USA, 1997, Please provide the rest of the authors if possible.
  5. P. Dasgupta, S. Chattopadhyay, P. P. Chaudhuri, and I. Sengupta, “Cellular automata-based recursive pseudoexhaustive test pattern generator,” IEEE Transactions on Computers, vol. 50, no. 2, pp. 177–185, 2001. View at Publisher · View at Google Scholar
  6. S. Chidambaram, D. Kagaris, and D. K. Pradhan, “Comparative study of CA with phase shifters and GLFSRs,” in Proceedings of IEEE International Test Conference (ITC '95), pp. 926–935, Austin, Tex, USA, November 2005. View at Publisher · View at Google Scholar
  7. D. K. Pradhan, D. Kagaris, and R. Gambhir, “A hamming distance based test pattern generator with improved fault coverage,” in Proceedings of the 11th IEEE International On-Line Testing Symposium (IOLTS '05), pp. 221–226, Saint Raphael, French Riviera, France, July 2005. View at Publisher · View at Google Scholar
  8. C.-A. Chen and S. K. Gupta, “A methodology to design efficient BIST test pattern generators,” in Proceedings of IEEE International Test Conference (ITC '95), pp. 814–823, Washington, DC, USA, October 1995. View at Publisher · View at Google Scholar
  9. J. A. Waicukauski and E. Lindbloom, “Fault detection effectiveness of weighted random patterns,” in Proceedings of IEEE International Test Conference (ITC '88), pp. 245–255, Washington, DC, USA, September 1988. View at Publisher · View at Google Scholar
  10. L. Chen and S. Dey, “Software-based self-testing methodology for processor cores,” IEEE Transactions on Computer, vol. 20, no. 3, pp. 369–380, 2001. View at Publisher · View at Google Scholar
  11. Y. K. Malaiya, “Antirandom testing: getting the most out of black-box testing,” in Proceedings of the 6th IEEE International Symposium on Software Reliability Engineering (ISSRE '95), pp. 86–95, Toulouse, France, October 1995. View at Publisher · View at Google Scholar
  12. W. R. Hamming, “Error detecting and error correction codes,” Bell System Technical Journal, vol. 29, pp. 147–160, 1950. View at Google Scholar
  13. C. Gupte, Antirandom testing of full-scan sequential circuits, M.S. thesis, Electrical and Computer Engineering Department, Colorado State University, Fort Collins, Colo, USA, 2004.
  14. H. Yin, Test data generation and evaluation for antirandom testing with checkpointing, M.S. thesis, Computer Science Department, Colorado State University, Fort Collins, Colo, USA, 1997.
  15. H. Yin, Z. Lebne-Dengel, and Y. K. Malaiya, “Automatic test generation using checkpoint encoding and antirandom testing,” in Proceedings of the 8th IEEE International Symposium on Software Reliability Engineering (ISSRE '97), pp. 84–95, Albuquerque, NM, USA, November 1997. View at Publisher · View at Google Scholar
  16. T. Chen, A. Bai, A. Hajjar, A. A. K. Andrews, and C. Anderson, “Fast anti-random (FAR) test generation to improve the quality of behavioral model verification,” Journal of Electronic Testing, vol. 18, no. 6, pp. 583–594, 2002. View at Publisher · View at Google Scholar
  17. S. Xu and J. Gao, “An efficient random-like testing,” in Proceedings of the 7th Asian Test Symposium (ATS '98), pp. 504–508, Singapore, December 1998. View at Publisher · View at Google Scholar
  18. S. Xu and J. Chen, “Maximum distance testing,” in Proceedings of the 11th Asian Test Symposium (ATS '02), pp. 15–20, Hyatt Regency Guam, Guam, USA, Novembe 2002.
  19. D. K. Pradhan and M. Chatterjee, “GLFSR-a new test pattern generation for BIST,” in Proceedings of IEEE International Test Conference (ITC '94), pp. 481–490, Washington, DC, USA, October 1994.
  20. S Wu, Y. K. Malaiya, and A. P. Jayasumana, “Antirandom vs. pseudorandom testing,” in Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '98), pp. 221–223, Austin, Tex, USA, October 1998. View at Publisher · View at Google Scholar
  21. C. Hall, B. Chess, T. Larrabee, and H. Manley, “The Nemesis Manual,” Computer Engineering, University of California, Santa Cruze, Calif, USA, 1995. View at Google Scholar
  22. A. Jee, D. Dahle, C. Bazeghi, and F. J. Ferguson, “Carafe User's Manual,” Computer Engineering, University of California, Santa Cruze, Calif, USA, 1996. View at Google Scholar
  23. S. Wu, Effectiveness of antirandom and reed-solomon code based testing, M.S. thesis, Electrical Engineering Department, Colorado State University, Fort Collins, Colo, USA, 1998.
  24. A. von Mayrhauser, T. Chen, A. Hajjar, A. Bai, and C. Anderson, “Fast antirandom (FAR) test generation,” in Proceedings of the 3rd IEEE International High-Assurance Systems Engineering Symposium (HASE '98), pp. 262–269, Washington, DC, USA, November 1998. View at Publisher · View at Google Scholar
  25. L. Nachman, K. Saluja, S. J. Upadhyaya, and R. Reuse, “A novel approach to random pattern testing of sequential circuits,” IEEE Transactions on Computers, vol. 47, no. 1, pp. 129–134, 1998. View at Publisher · View at Google Scholar
  26. N. A. Touba and E. J. McCluskey, “Altering a pseudo-random bit sequence for scan-based BIST,” in Proceedings of IEEE International Test Conference (ITC '96), pp. 167–175, Washington, DC, USA, October 1996. View at Publisher · View at Google Scholar