Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2008
/
Article
/
Fig 8
/
Research Article
A Pull-in Based Test Mechanism for Device Diagnostic and Process Characterization
Figure 8
Histogram of the pull-in voltages and resonance frequency measurements.
