Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2008
/
Article
/
Fig 10
/
Research Article
A Programmable Max-Log-MAP Turbo Decoder Implementation
Figure 10
Address generation SFU generates one sequential and two sawtooth pattern address sequences. Length of the sliding window is denoted with
𝐿
w
i
n
.