A Programmable Max-Log-MAP Turbo Decoder Implementation
Figure 6
Memory bank interface. Length of the buffer is denoted
with and address generation and bank selection with
AGEN and BSEL, respectively. The ID refers to the number of the interfaced
bank. Write address and data signals are connected to the respective elements
of the buffer.
