Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2008
/
Article
/
Fig 7
/
Research Article
A Programmable Max-Log-MAP Turbo Decoder Implementation
Figure 7
Buffering of branch metrics. (a) Mapping the accessed windows to four memory banks. (b) Structure of memory interface with four banks.
(a)
(b)