VLSI Design

Research Article

A Phase-Locked Loop with 30% Jitter Reduction Using Separate Regulators

Figure 4

The zero deadzone PFD.
512946.fig.004a
(a)
512946.fig.004b
(b)