A Phase-Locked Loop with 30% Jitter Reduction Using Separate Regulators

Figure 6

The bias circuit of CP.