VLSI Design

Research Article

A Phase-Locked Loop with 30% Jitter Reduction Using Separate Regulators

Figure 7

The current-starved VCO.
512946.fig.007