Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2008
/
Article
/
Fig 2
/
Research Article
A Low-Cost BIST Scheme for Test Vector Embedding in Accumulator-Generated Sequences
Figure 2
Accumulator fed by the pattern “1001” during BIST.