Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation

Table 3

Effect of voltage scaling for the proposed architecture (for 0.18 μ technology, VDD =1.8 V).

Architecture	[5]	Proposed
Power (mW)	452	168.7