VLSI Design

VLSI Design / 2009 / Article / Fig 8

Review Article

Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications

Figure 8

Schematic of an underlap DGMOS. = 10 nm, = 3 nm, intrinsic . Front gate and back gate are tied together [14].
283702.fig.008

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at help@hindawi.com to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.