Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications

Figure 8

Schematic of an underlap DGMOS. 𝑇_si = 10 nm, 𝑇_ox = 3 nm, intrinsic 𝑆𝑖. Front gate and back gate are tied together [14].