Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2009
/
Article
/
Fig 12
/
Research Article
Low-Cost Allocator Implementations for Networks-on-Chip Routers
Figure 12
Average packet latency for
mesh when
is 4, packet length is 4 and traffic pattern is uniform.