Low-Cost Allocator Implementations for Networks-on-Chip Routers

<table>(a) A generic VC allocator. (b) Tree architecture of a <svg height="16.275" id="M11" style="vertical-align:-4.10045pt" version="1.1" viewbox="0 0 49.974998 16.275" width="49.974998" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.112)"><path d="M570 304q0 -108 -87 -199q-40 -42 -94.5 -74t-105.5 -43q-41 0 -65 11l-29 -141q-9 -45 -1.5 -58t45.5 -16l26 -2l-5 -29l-241 -10l4 26q51 10 67.5 24t26.5 60l113 520q-54 -20 -89 -41l-7 26q38 28 105 53l11 49q20 25 77 58l8 -7l-17 -77q39 14 102 14q82 0 119 -36
t37 -108zM482 289q0 114 -113 114q-26 0 -66 -7l-70 -327q12 -14 32 -25t39 -11q59 0 118.5 81.5t59.5 174.5z" id="x1D45D"></path></g>
<g transform="matrix(.012,-0,0,-.012,10.138,16.075)"><path d="M244 607q0 -25 -15.5 -43t-37.5 -18q-19 0 -32 13t-13 35q0 21 15 41t39 20q20 0 32 -14t12 -34zM222 91q-29 -33 -79 -68t-75 -35q-13 0 -19 7.5t-6 31t10 65.5l62 253q5 26 -1 26q-21 0 -72 -43l-13 24q43 40 91 68t71 28q30 0 10 -78l-71 -274q-8 -30 3 -30
q16 0 76 48z" id="x1D456"></path></g>
<g transform="matrix(.017,-0,0,-.017,14.013,11.112)"><path d="M730 650l-8 -28q-52 -4 -72 -18t-64 -77q-79 -113 -321 -539h-33l-119 541q-13 59 -29.5 73t-66.5 20l7 28h245l-8 -28l-28 -5q-33 -6 -40.5 -15.5t-0.5 -38.5l102 -450h2q191 320 246 430q21 42 15.5 56t-43.5 19l-31 4l7 28h240z" id="x1D449"></path></g><g transform="matrix(.017,-0,0,-.017,31.334,11.112)"><path d="M223 355q0 -25 -15.5 -41.5t-39.5 -16.5t-40 16.5t-16 41.5t16 41t40 16t39.5 -16t15.5 -41zM223 46q0 -26 -16 -42t-40 -16t-39.5 16t-15.5 42q0 24 16 40.5t39 16.5q24 0 40 -16.5t16 -40.5z" id="x2236"></path></g><g transform="matrix(.017,-0,0,-.017,41.737,11.112)"><path d="M384 0h-275v27q67 5 81.5 18.5t14.5 68.5v385q0 38 -7.5 47.5t-40.5 10.5l-48 2v24q85 15 178 52v-521q0 -55 14.5 -68.5t82.5 -18.5v-27z" id="x31"></path></g>
</svg> arbiter.</table>

VLSI Design

Low-Cost Allocator Implementations for Networks-on-Chip Routers

Figure 3