VLSI Design

Research Article

Low-Cost Allocator Implementations for Networks-on-Chip Routers

Figure 5

Pipeline diagram after combing the VA and the SA.
415646.fig.005