VLSI Design

Research Article

Low-Cost Allocator Implementations for Networks-on-Chip Routers

Figure 6

(a) A speculative architecture. (b) A nonspeculative architecture.
415646.fig.006a
(a)
415646.fig.006b
(b)